JPS627581B2 - - Google Patents

Info

Publication number
JPS627581B2
JPS627581B2 JP56036388A JP3638881A JPS627581B2 JP S627581 B2 JPS627581 B2 JP S627581B2 JP 56036388 A JP56036388 A JP 56036388A JP 3638881 A JP3638881 A JP 3638881A JP S627581 B2 JPS627581 B2 JP S627581B2
Authority
JP
Japan
Prior art keywords
information line
information
line
switching
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56036388A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57152050A (en
Inventor
Mamiko Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56036388A priority Critical patent/JPS57152050A/ja
Publication of JPS57152050A publication Critical patent/JPS57152050A/ja
Publication of JPS627581B2 publication Critical patent/JPS627581B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
JP56036388A 1981-03-13 1981-03-13 Switching system of duplex information line Granted JPS57152050A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56036388A JPS57152050A (en) 1981-03-13 1981-03-13 Switching system of duplex information line

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56036388A JPS57152050A (en) 1981-03-13 1981-03-13 Switching system of duplex information line

Publications (2)

Publication Number Publication Date
JPS57152050A JPS57152050A (en) 1982-09-20
JPS627581B2 true JPS627581B2 (fr) 1987-02-18

Family

ID=12468462

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56036388A Granted JPS57152050A (en) 1981-03-13 1981-03-13 Switching system of duplex information line

Country Status (1)

Country Link
JP (1) JPS57152050A (fr)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS577491B2 (fr) * 1973-03-08 1982-02-10
JPS5918740B2 (ja) * 1976-04-27 1984-04-28 株式会社東芝 複数計算機システム

Also Published As

Publication number Publication date
JPS57152050A (en) 1982-09-20

Similar Documents

Publication Publication Date Title
JPH10301898A (ja) 電子機器及びインタフェース回路
US6381675B1 (en) Switching mechanism and disk array apparatus having the switching mechanism
JPS627581B2 (fr)
US5274766A (en) Universal keyboard and keyboard/spatial input device controller
US6052746A (en) Integrated circuit having programmable pull device configured to enable/disable first function in favor of second function according to predetermined scheme before/after reset
JPS6184767A (ja) システム間結合方式
JP2002032326A (ja) 拡張スロットホットプラグ制御装置
JPS593775B2 (ja) バス要求処理装置
US8006012B2 (en) Data storage system
JPS638500B2 (fr)
JPS6061859A (ja) マイクロコンピュ−タのデ−タ通信方式
JPS5923677B2 (ja) 交換処理装置の二重化方式
JPH0316649B2 (fr)
JP2507772B2 (ja) バスタイミング制御方式
JP2550273Y2 (ja) 通信装置
JP2671829B2 (ja) クロック切替回路
KR0169622B1 (ko) 호스트시스템과 씨디아이시스템간의 인터페이스회로
JP2824890B2 (ja) Ｓｃｓｉプロトコル制御装置
JPS62160540A (ja) 二重化情報処理装置
JPH0363098B2 (fr)
JPH03258051A (ja) データ伝送装置
JPS63111542A (ja) 入出力装置選択方式
JPS63268053A (ja) バス制御装置
JPS61234415A (ja) 基板実装形コンピユ−タユニツト
JPS61101868A (ja) 二重化プロセツサにおける相互割込みマスク制御方式