JPS6285054U - - Google Patents

Info

Publication number
JPS6285054U
JPS6285054U JP17721285U JP17721285U JPS6285054U JP S6285054 U JPS6285054 U JP S6285054U JP 17721285 U JP17721285 U JP 17721285U JP 17721285 U JP17721285 U JP 17721285U JP S6285054 U JPS6285054 U JP S6285054U
Authority
JP
Japan
Prior art keywords
pulse
circuit
voltage
synchronous
ramp waveform
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17721285U
Other languages
Japanese (ja)
Other versions
JPH0619251Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP17721285U priority Critical patent/JPH0619251Y2/en
Publication of JPS6285054U publication Critical patent/JPS6285054U/ja
Application granted granted Critical
Publication of JPH0619251Y2 publication Critical patent/JPH0619251Y2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Synchronizing For Television (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案に係る同期回路の一実施例を示
すブロツク図であり、第2図は上記実施例の動作
示すタイミングチヤートであり、第3図は上記実
施例の変形例を示す要部ブロツク図であり、第4
図は上記実施例における波形整形回路の具体的な
回路構成例を示す回路図である。第5図は従来の
同期回路の問題点を説明するための波形図である
。 1……電圧制御型発振器、3……トランス、4
……パルス発生器、5……波形整形回路、6……
サンプル・ホールド回路、7……フイルタ、8…
…レベルコンバータ、9……同期分離回路。
FIG. 1 is a block diagram showing an embodiment of the synchronous circuit according to the present invention, FIG. 2 is a timing chart showing the operation of the above embodiment, and FIG. 3 is a main part showing a modification of the above embodiment. This is a block diagram, and the fourth
The figure is a circuit diagram showing a specific circuit configuration example of the waveform shaping circuit in the above embodiment. FIG. 5 is a waveform diagram for explaining the problems of the conventional synchronous circuit. 1... Voltage controlled oscillator, 3... Transformer, 4
...Pulse generator, 5...Waveform shaping circuit, 6...
Sample/hold circuit, 7...Filter, 8...
...Level converter, 9...Synchronization separation circuit.

Claims (1)

【実用新案登録請求の範囲】 同期制御用のフエーズ・ロツクド・ループを備
えた同期回路において、 フライバツクパルスをタイミングパルスとして
所定パルス幅のパルスを形成するパルス形成回路
と、 上記パルス形成回路から供給されるパルスを平
均電圧と中心電圧とが一致したランプ状波形信号
に波形整形する波形整形回路と、 上記波形整形回路から供給されるランプ状波形
信号を同期信号より形成されたサンプリングパル
スにてサンプル・ホールドするサンプル・ホール
ド回路と、 上記ランプ状波形信号の中心電圧のところで自
走周波数となる電圧制御型発振器とを設け、 上記サンプル・ホールド回路のホールド出力を
エラー電圧として上記電圧制御型発振器に帰還す
るように構成したことを特徴とする同期回路。
[Claims for Utility Model Registration] In a synchronous circuit equipped with a phase locked loop for synchronous control, a pulse forming circuit that forms a pulse with a predetermined pulse width using a flyback pulse as a timing pulse, and a pulse forming circuit that is supplied from the pulse forming circuit. A waveform shaping circuit that shapes the pulse into a ramp waveform signal whose average voltage and center voltage match, and samples the ramp waveform signal supplied from the waveform shaping circuit with a sampling pulse formed from a synchronization signal. - Provide a sample-and-hold circuit for holding and a voltage-controlled oscillator whose free-running frequency is at the center voltage of the ramp waveform signal, and use the hold output of the sample-and-hold circuit as an error voltage to the voltage-controlled oscillator. A synchronous circuit characterized in that it is configured to provide feedback.
JP17721285U 1985-11-18 1985-11-18 Synchronous circuit Expired - Lifetime JPH0619251Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17721285U JPH0619251Y2 (en) 1985-11-18 1985-11-18 Synchronous circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17721285U JPH0619251Y2 (en) 1985-11-18 1985-11-18 Synchronous circuit

Publications (2)

Publication Number Publication Date
JPS6285054U true JPS6285054U (en) 1987-05-30
JPH0619251Y2 JPH0619251Y2 (en) 1994-05-18

Family

ID=31118201

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17721285U Expired - Lifetime JPH0619251Y2 (en) 1985-11-18 1985-11-18 Synchronous circuit

Country Status (1)

Country Link
JP (1) JPH0619251Y2 (en)

Also Published As

Publication number Publication date
JPH0619251Y2 (en) 1994-05-18

Similar Documents

Publication Publication Date Title
JPS6285054U (en)
JPS6469189A (en) Pll circuit
JPS62139138U (en)
JPS6195135U (en)
JPS62125029U (en)
JPS61195644U (en)
JPS56147518A (en) Analog-to-digital converter
JPS6331683U (en)
JPH021923U (en)
JPH01122673U (en)
JPS6340069U (en)
JPS63183563U (en)
JPH0165526U (en)
JPS61168723U (en)
JPH03117945U (en)
JPS61154068U (en)
JPS6448933U (en)
JPH0365330U (en)
JPS6149582U (en)
JPS61104677U (en)
JPS6226978U (en)
JPS6197223U (en)
JPH02134788U (en)
JPS6326137U (en)
JPS6391860U (en)