JPS63101876U - - Google Patents
Info
- Publication number
- JPS63101876U JPS63101876U JP19646986U JP19646986U JPS63101876U JP S63101876 U JPS63101876 U JP S63101876U JP 19646986 U JP19646986 U JP 19646986U JP 19646986 U JP19646986 U JP 19646986U JP S63101876 U JPS63101876 U JP S63101876U
- Authority
- JP
- Japan
- Prior art keywords
- noise detection
- pattern
- printed board
- detection pattern
- detection signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
- Structure Of Printed Boards (AREA)
- Logic Circuits (AREA)
Description
第１図は本考案の実施例を示す構成図である。
第１図において、１はプリント板、３はデータ
バス、４はノイズ検出用パターン、Ｒ１，Ｒ２は
それぞれ抵抗、５はレシーバ回路である。
FIG. 1 is a block diagram showing an embodiment of the present invention. In FIG. 1, 1 is a printed board, 3 is a data bus, 4 is a noise detection pattern, R 1 and R 2 are resistors, and 5 is a receiver circuit.
Claims (1)
ーン３に平行にノイズ検出用パターン４を設け、 該ノイズ検出用パターン４には、該ノイズ検出
用パターン４の電圧及び出力インピーダンスを決
定するための２つの抵抗Ｒ１，Ｒ２と、ノイズ検
出信号を発信するレシーバ回路５とを接続したこ
とを特徴とするプリント板。[Claims for Utility Model Registration] In the printed board 1, a noise detection pattern 4 is provided in parallel to the noise detection target pattern 3, and the noise detection pattern 4 has a voltage and an output impedance of the noise detection pattern 4. A printed board characterized in that two resistors R 1 and R 2 for determining the noise detection signal are connected to a receiver circuit 5 for transmitting a noise detection signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19646986U JPS63101876U (en) | 1986-12-20 | 1986-12-20 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19646986U JPS63101876U (en) | 1986-12-20 | 1986-12-20 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63101876U true JPS63101876U (en) | 1988-07-02 |
Family
ID=31155319
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19646986U Pending JPS63101876U (en) | 1986-12-20 | 1986-12-20 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63101876U (en) |
-
1986
- 1986-12-20 JP JP19646986U patent/JPS63101876U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63101876U (en) | ||
| JPS6071174U (en) | multilayer printed circuit board | |
| JPS59121917U (en) | gain adjustment circuit | |
| JPS6281145U (en) | ||
| JPS62117885U (en) | ||
| JPS61207061U (en) | ||
| JPS6358477U (en) | ||
| JPS62189659U (en) | ||
| JPH0312464U (en) | ||
| JPH0359734U (en) | ||
| JPS62123050U (en) | ||
| JPS63192744U (en) | ||
| JPS62172076U (en) | ||
| JPS60129166U (en) | Time chart type printed wiring board | |
| JPS6441164U (en) | ||
| JPH0161731U (en) | ||
| JPS6030549U (en) | integrated circuit | |
| JPH0186775U (en) | ||
| JPS6373965U (en) | ||
| JPH03109416U (en) | ||
| JPH02146468U (en) | ||
| JPS6277890U (en) | ||
| JPS6428013U (en) | ||
| JPS604968U (en) | Received signal identification device | |
| JPH032576U (en) |