JPH0359734U - - Google Patents

Info

Publication number
JPH0359734U
JPH0359734U JP12122889U JP12122889U JPH0359734U JP H0359734 U JPH0359734 U JP H0359734U JP 12122889 U JP12122889 U JP 12122889U JP 12122889 U JP12122889 U JP 12122889U JP H0359734 U JPH0359734 U JP H0359734U
Authority
JP
Japan
Prior art keywords
majority
input terminals
odd
input
binary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12122889U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP12122889U priority Critical patent/JPH0359734U/ja
Publication of JPH0359734U publication Critical patent/JPH0359734U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Logic Circuits (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第１図は、この考案の一実施例である基本回路
素子の回路図である。第２図は、従来の基本回路
のプリント基板とＩＣと配線との構成による図で
ある。 ２１，２２，２３……入力端子、２４，２５，
２６……バツフア回路、２７，２８，２９……２
入力ＡＮＤ回路、３０……３入力ＯＲ回路、３１
……出力端子。 FIG. 1 is a circuit diagram of a basic circuit element that is an embodiment of this invention. FIG. 2 is a diagram showing the configuration of a conventional basic circuit including a printed circuit board, an IC, and wiring. 21, 22, 23...input terminal, 24, 25,
26... Buffer circuit, 27, 28, 29... 2
Input AND circuit, 30...3 input OR circuit, 31
...Output terminal.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 奇数個の入力端子を装備し、その入力端子に、
２値化（０，１）された信号ラインと、各々接続
すると、入力端子の２値化信号を多数決して、出
力することを特徴とする奇数入力多数決出力ロジ
ツクＩＣ。 Equipped with an odd number of input terminals, and
An odd-number input majority output logic IC characterized in that when connected to binary (0, 1) signal lines, a majority of the binary signals at the input terminals are output.
JP12122889U 1989-10-16 1989-10-16 Pending JPH0359734U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12122889U JPH0359734U (en) 1989-10-16 1989-10-16

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12122889U JPH0359734U (en) 1989-10-16 1989-10-16

Publications (1)

Publication Number Publication Date
JPH0359734U true JPH0359734U (en) 1991-06-12

Family

ID=31669268

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12122889U Pending JPH0359734U (en) 1989-10-16 1989-10-16

Country Status (1)

Country Link
JP (1) JPH0359734U (en)

Similar Documents

Publication Publication Date Title
JPH0359734U (en)
JPS6032735U (en) timer
JPS62175336U (en)
JPS61334U (en) Tri-state gate element chip
JPH01133601U (en)
JPS58176432U (en) Signal switching circuit
JPH01178633U (en)
JPS59104248U (en) Transmission redundant circuit
JPH0161731U (en)
JPS60110898U (en) Buzzer drive circuit
JPH02138467U (en)
JPH0277753U (en)
JPS59115650U (en) logic array integrated circuit
JPS59121917U (en) gain adjustment circuit
JPS63101876U (en)
JPS585122U (en) key identification circuit
JPS63107052U (en)
JPH02131791U (en)
JPS59152527U (en) switch device
JPS59104189U (en) display device
JPS6451284U (en)
JPS59182797U (en) alarm circuit
JPS60163850U (en) Transmitting/receiving device
JPS60111599U (en) decoder circuit
JPS614454U (en) Printed board wiring pattern structure