JPS631340U - - Google Patents

Info

Publication number
JPS631340U
JPS631340U JP1986093290U JP9329086U JPS631340U JP S631340 U JPS631340 U JP S631340U JP 1986093290 U JP1986093290 U JP 1986093290U JP 9329086 U JP9329086 U JP 9329086U JP S631340 U JPS631340 U JP S631340U
Authority
JP
Japan
Prior art keywords
semiconductor device
thin film
utility
circuit
film formation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1986093290U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1986093290U priority Critical patent/JPS631340U/ja
Publication of JPS631340U publication Critical patent/JPS631340U/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/877—Bump connectors and die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/879—Bump connectors and bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/884—Die-attach connectors and bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Semiconductor Integrated Circuits (AREA)
JP1986093290U 1986-06-20 1986-06-20 Pending JPS631340U (cs)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1986093290U JPS631340U (cs) 1986-06-20 1986-06-20

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1986093290U JPS631340U (cs) 1986-06-20 1986-06-20

Publications (1)

Publication Number Publication Date
JPS631340U true JPS631340U (cs) 1988-01-07

Family

ID=30955753

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1986093290U Pending JPS631340U (cs) 1986-06-20 1986-06-20

Country Status (1)

Country Link
JP (1) JPS631340U (cs)

Similar Documents

Publication Publication Date Title
JPH0183331U (cs)
JPS631340U (cs)
JPH0187547U (cs)
JPS60942U (ja) 半導体装置
JPS6310571U (cs)
JPS6382953U (cs)
JPS633145U (cs)
JPH0183340U (cs)
JPS6310550U (cs)
JPS6127302U (ja) タンタル薄膜抵抗配線基板
JPS6320433U (cs)
JPH044776U (cs)
JPS5822741U (ja) 半導体パツケ−ジ
JPS6122365U (ja) 薄膜コンデンサ
JPS61134035U (cs)
JPS62172101U (cs)
JPS62160556U (cs)
JPH0233457U (cs)
JPH0263548U (cs)
JPS63119246U (cs)
JPH0252425U (cs)
JPS5892763U (ja) 厚膜多層基板
JPS6079755U (ja) 抵抗を有する半導体装置
JPS62140775U (cs)
JPS6361127U (cs)