JPS6323733U - - Google Patents

Info

Publication number
JPS6323733U
JPS6323733U JP11618186U JP11618186U JPS6323733U JP S6323733 U JPS6323733 U JP S6323733U JP 11618186 U JP11618186 U JP 11618186U JP 11618186 U JP11618186 U JP 11618186U JP S6323733 U JPS6323733 U JP S6323733U
Authority
JP
Japan
Prior art keywords
circuit
output
data holding
push
output transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11618186U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP11618186U priority Critical patent/JPS6323733U/ja
Publication of JPS6323733U publication Critical patent/JPS6323733U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Keying Circuit Devices (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案に係る電源開閉回路の一実施例
を示す回路図、第2図は従来例を示す回路図であ
る。 1……プツシユ・オン・スイツチ、2……デー
タ保持回路、CP……保持指令端子、D……デー
タ入力端子、Q……データ出力端子、3……出力
トランジスタ、4……微分回路、5……駆動トラ
ンジスタ、6……定電圧回路、ZD……ゼナーダ
イオード。
FIG. 1 is a circuit diagram showing an embodiment of the power switching circuit according to the present invention, and FIG. 2 is a circuit diagram showing a conventional example. 1... Push-on switch, 2... Data holding circuit, CP... Holding command terminal, D... Data input terminal, Q... Data output terminal, 3... Output transistor, 4... Differential circuit, 5 ...Drive transistor, 6... Constant voltage circuit, ZD... Zener diode.

Claims (1)

【実用新案登録請求の範囲】 (1) データ保持回路と出力トランジスタとロツ
ク機構を持たないプツシユ・オン・スイツチとか
ら成る電源開閉回路において、前記データ保持回
路は前記出力トランジスタの出力をデータ入力と
し、前記プツシユ・オン・スイツチは微分回路を
介して前記データ保持回路に入力されていること
を特徴とする電源開閉回路。 (2) 前記出力トランジスタには定電圧回路を介
する駆動トランジスタがベースに接続されて定電
圧出力とされていることを特徴とする実用新案登
録請求の範囲(1)項記載の電源開閉回路。
[Claims for Utility Model Registration] (1) In a power switching circuit consisting of a data holding circuit, an output transistor, and a push-on switch without a locking mechanism, the data holding circuit uses the output of the output transistor as a data input. , wherein the push-on switch is input to the data holding circuit via a differential circuit. (2) The power switching circuit according to claim (1), which is a registered utility model, characterized in that a drive transistor is connected to the base of the output transistor via a constant voltage circuit to output a constant voltage.
JP11618186U 1986-07-29 1986-07-29 Pending JPS6323733U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11618186U JPS6323733U (en) 1986-07-29 1986-07-29

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11618186U JPS6323733U (en) 1986-07-29 1986-07-29

Publications (1)

Publication Number Publication Date
JPS6323733U true JPS6323733U (en) 1988-02-17

Family

ID=31000531

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11618186U Pending JPS6323733U (en) 1986-07-29 1986-07-29

Country Status (1)

Country Link
JP (1) JPS6323733U (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5746417A (en) * 1980-09-04 1982-03-16 Matsushita Electric Industrial Co Ltd Erroneous operation preventing device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5746417A (en) * 1980-09-04 1982-03-16 Matsushita Electric Industrial Co Ltd Erroneous operation preventing device

Similar Documents

Publication Publication Date Title
JPS6237321U (en)
JPH0247833U (en)
JPH01173809U (en)
JPS6433268U (en)
JPH0159335U (en)
JPH0378309U (en)
JPS6385923U (en)
JPS6164744U (en)
JPS63138774U (en)
JPH0415315U (en)
JPS5961630U (en) flip-flop circuit
JPH039536U (en)
JPS5811330U (en) Waveform shaping circuit
JPS5939527U (en) Amplifier muting circuit
JPH0451033U (en)
EP0253555A3 (en) Logic circuit employing bipolar-transistors and stable upon starting-up of power supply therefor
JPH02118495U (en)
JPS63642U (en)
JPS6393786U (en)
JPS62125384U (en)
JPS62201533U (en)
JPS6370228U (en)
JPS6359426U (en)
JPH01135514U (en)
JPS6285025U (en)