JPS6380651U - - Google Patents

Info

Publication number
JPS6380651U
JPS6380651U JP17355086U JP17355086U JPS6380651U JP S6380651 U JPS6380651 U JP S6380651U JP 17355086 U JP17355086 U JP 17355086U JP 17355086 U JP17355086 U JP 17355086U JP S6380651 U JPS6380651 U JP S6380651U
Authority
JP
Japan
Prior art keywords
signal line
signal
transmission circuit
input end
buffer gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17355086U
Other languages
English (en)
Other versions
JPH0454510Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1986173550U priority Critical patent/JPH0454510Y2/ja
Publication of JPS6380651U publication Critical patent/JPS6380651U/ja
Application granted granted Critical
Publication of JPH0454510Y2 publication Critical patent/JPH0454510Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)

Description

【図面の簡単な説明】
第１図は本考案の１実施例を示すブロツク図、
第２図は第１図に示す実施例の動作を説明する波
形図、第３図は従来の信号伝送回路の構成を示す
ブロツク図である。 ＣＰＵ…中央信号処理装置、ＲＯＭ…リードオ
ンリーメモリ、ＲＡＭ…ランダムアクセスメモリ
、ＢＵＳ（ｎ）…データバス、ＶＣ…電源電圧、
ＲＮ（ｎ）…プルアツプ抵抗、Ｇ１〜Ｇｎ…バツ
フアゲート。

Claims (1)

    【実用新案登録請求の範囲】
  1. １本の信号線に複数のトライステート素子で構
    成された信号源と受信部とが互いに並列に接続さ
    れたバス方式の信号伝送回路において、前記信号
    線にバツフアゲートの入力端が接続されその出力
    端から抵抗を介して前記信号線に再接続されたこ
    とを特徴とする信号伝送回路。
JP1986173550U 1986-11-12 1986-11-12 Expired JPH0454510Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1986173550U JPH0454510Y2 (ja) 1986-11-12 1986-11-12

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1986173550U JPH0454510Y2 (ja) 1986-11-12 1986-11-12

Publications (2)

Publication Number Publication Date
JPS6380651U true JPS6380651U (ja) 1988-05-27
JPH0454510Y2 JPH0454510Y2 (ja) 1992-12-21

Family

ID=31111114

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1986173550U Expired JPH0454510Y2 (ja) 1986-11-12 1986-11-12

Country Status (1)

Country Link
JP (1) JPH0454510Y2 (ja)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61334U (ja) * 1984-06-05 1986-01-06 株式会社明電舎 トライステ−トゲ−ト素子チツプ

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61334U (ja) * 1984-06-05 1986-01-06 株式会社明電舎 トライステ−トゲ−ト素子チツプ

Also Published As

Publication number Publication date
JPH0454510Y2 (ja) 1992-12-21

Similar Documents

Publication Publication Date Title
JPS6380651U (ja)
JPS5885229U (ja) キ−マトリクス回路
JPS61155931U (ja)
JPS61133833U (ja)
JPS6353155U (ja)
JPS63159427U (ja)
JPS62179642U (ja)
JPS6312242U (ja)
JPS5890401U (ja) シ−ケンサの入力装置
JPS5896328U (ja) 終端抵抗器
JPS6392970U (ja)
JPS6138656U (ja) 電子複写機制御装置
JPS6062101U (ja) シ−ケンス制御回路
JPH0214152U (ja)
JPS60132060U (ja) 入出力制御回路
JPS5984603U (ja) 分岐ラインの配線構造
JPS6335103U (ja)
JPS61206330U (ja)
JPS62138261U (ja)
JPS63107052U (ja)
JPH01164548U (ja)
JPS63196136U (ja)
JPH02130043U (ja)
JPS63168554U (ja)
JPS61140637U (ja)