JPS641033A - Computer device - Google Patents
Computer deviceInfo
- Publication number
- JPS641033A JPS641033A JP62155550A JP15555087A JPS641033A JP S641033 A JPS641033 A JP S641033A JP 62155550 A JP62155550 A JP 62155550A JP 15555087 A JP15555087 A JP 15555087A JP S641033 A JPS641033 A JP S641033A
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- restore
- save
- register
- stored
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62155550A JPS641033A (en) | 1987-06-24 | 1987-06-24 | Computer device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62155550A JPS641033A (en) | 1987-06-24 | 1987-06-24 | Computer device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH011033A JPH011033A (ja) | 1989-01-05 |
| JPS641033A true JPS641033A (en) | 1989-01-05 |
Family
ID=15608515
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62155550A Pending JPS641033A (en) | 1987-06-24 | 1987-06-24 | Computer device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS641033A (ja) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02187825A (ja) * | 1989-01-13 | 1990-07-24 | Mitsubishi Electric Corp | コンピュータ |
| JPH03114849A (ja) * | 1989-09-29 | 1991-05-16 | Matsushita Electric Ind Co Ltd | 印字装置 |
| FR2669448A1 (fr) * | 1990-11-19 | 1992-05-22 | Bull Sa | Architecture de terminal et circuit de gestion. |
| KR101008662B1 (ko) * | 2010-02-25 | 2011-01-17 | 전민영 | 신발 벗김 보조기구 |
-
1987
- 1987-06-24 JP JP62155550A patent/JPS641033A/ja active Pending
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02187825A (ja) * | 1989-01-13 | 1990-07-24 | Mitsubishi Electric Corp | コンピュータ |
| JPH03114849A (ja) * | 1989-09-29 | 1991-05-16 | Matsushita Electric Ind Co Ltd | 印字装置 |
| FR2669448A1 (fr) * | 1990-11-19 | 1992-05-22 | Bull Sa | Architecture de terminal et circuit de gestion. |
| US5799202A (en) * | 1990-11-19 | 1998-08-25 | Rongione; Eric | Video terminal architecture without dedicated memory |
| KR101008662B1 (ko) * | 2010-02-25 | 2011-01-17 | 전민영 | 신발 벗김 보조기구 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Smith et al. | Limits on multiple instruction issue | |
| US8141099B2 (en) | Autonomic method and apparatus for hardware assist for patching code | |
| TW356540B (en) | Method for operating a computer program on a computer readable media for execution by a vector processor and by a dual multiprocessor including a vector processor and a RISC processor | |
| MY114607A (en) | Improvements for a microprocessor with pipeline synchronization | |
| WO2004068339A3 (en) | Multithreaded processor with recoupled data and instruction prefetch | |
| PL307460A1 (en) | Stream command processing in a computer system | |
| Cocke et al. | The evolution of RISC technology at IBM | |
| EP0357188A3 (en) | Pipelined processor | |
| TW324086B (en) | Eception handling in a processor | |
| KR970005021A (ko) | 2개의 명령을 동시에 실행할 수 있는 데이타프로세서 | |
| JPH09198255A (ja) | オペレーティング・システムに影響を与えないエミュレーション・コンテキストの保管と復元を行う方法およびシステム | |
| US6671878B1 (en) | Modulo scheduling via binary search for minimum acceptable initiation interval method and apparatus | |
| EP0354585A3 (en) | Instruction pipeline microprocessor | |
| GB2344668A (en) | Method for improved interrupt handling within a microprocessor | |
| EP0889395A3 (en) | Pipeline processor capable of reducing branch hazards with small-scale circuit | |
| JPS641033A (en) | Computer device | |
| Rymarczyk | Coding guidelines for pipelined processors | |
| KR100267434B1 (ko) | 제 1 처리 환경내에서 제 1 명령어를 에뮬레이션 환경내에서의제 2 명령어 처리 개시에 응하여 처리하는 방법 및 시스템 | |
| KR100260680B1 (ko) | 순서외의 다중 인스트럭션 완료 지원 방법 및 수퍼스칼라 마이크로프로세서 | |
| Ozer et al. | A fast interrupt handling scheme for VLIW processors | |
| EP0324952A3 (en) | Branching circuit for a pipelined processor | |
| JPS5569856A (en) | Overlap system | |
| Tyagi et al. | Dynamic branch decoupled architecture | |
| JPS61245239A (ja) | 論理回路方式 | |
| Pyun et al. | The effect of instruction window on the performance of superscalar processors |