JPS6431444A - Porcelain substrate for surface mounting - Google Patents
Porcelain substrate for surface mountingInfo
- Publication number
- JPS6431444A JPS6431444A JP62188626A JP18862687A JPS6431444A JP S6431444 A JPS6431444 A JP S6431444A JP 62188626 A JP62188626 A JP 62188626A JP 18862687 A JP18862687 A JP 18862687A JP S6431444 A JPS6431444 A JP S6431444A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- porcelain
- surface mounting
- placing
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/682—Shapes or dispositions thereof comprising holes having chips therein
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
Landscapes
- Insulated Metal Substrates For Printed Circuits (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
PURPOSE:To obtain a porcelain substrate for surface mounting with high reliability capable of placing a power IC element by composing the porcelain layer of a part for placing a semiconductor integrated circuit element by partly or all lacking it. CONSTITUTION:A porcelain substrate 1 for surface mounting has a laminated plate formed by laminating copper or copper alloy layers 3 and 4 on both side surfaces of a core material 2 made of Fe-Ni alloy and preferably a clad material 9 in which these three layers are cladded, a region porcelain layer 7 slightly larger than an IC element 13 is lacked in a part for placing the element 13 of the layer 7, and the element 13 is placed directly on the layer 3 or a thin metal layer 5 in the lacked part 11. Accordingly, the matching of the thermal expansion coefficient of the element 12 (Si chip) to the material 9 is enhanced, and the thermal dissipation is largely improved to prevent the Si chip bonded part from releasing and the Si chip from damaging (cracking).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62188626A JPS6431444A (en) | 1987-07-28 | 1987-07-28 | Porcelain substrate for surface mounting |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62188626A JPS6431444A (en) | 1987-07-28 | 1987-07-28 | Porcelain substrate for surface mounting |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6431444A true JPS6431444A (en) | 1989-02-01 |
Family
ID=16226982
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62188626A Pending JPS6431444A (en) | 1987-07-28 | 1987-07-28 | Porcelain substrate for surface mounting |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6431444A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5338967A (en) * | 1993-01-12 | 1994-08-16 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device structure with plated heat sink and supporting substrate |
| JP2006179791A (en) * | 2004-12-24 | 2006-07-06 | Toshiba Corp | Semiconductor device |
| CN102468395A (en) * | 2010-11-04 | 2012-05-23 | 浙江雄邦节能产品有限公司 | Ceramic substrate LED apparatus |
-
1987
- 1987-07-28 JP JP62188626A patent/JPS6431444A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5338967A (en) * | 1993-01-12 | 1994-08-16 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device structure with plated heat sink and supporting substrate |
| US5770468A (en) * | 1993-01-12 | 1998-06-23 | Mitsubishi Denki Kabushiki Kaisha | Process for mounting a semiconductor chip to a chip carrier by exposing a solder layer to a reducing atmosphere |
| JP2006179791A (en) * | 2004-12-24 | 2006-07-06 | Toshiba Corp | Semiconductor device |
| CN102468395A (en) * | 2010-11-04 | 2012-05-23 | 浙江雄邦节能产品有限公司 | Ceramic substrate LED apparatus |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1037615A (en) | Functional package for complex electronic systems and method of fabrication | |
| EP1020914A3 (en) | Ceramic substrate used for fabricating electric or electronic circuit | |
| US5896271A (en) | Integrated circuit with a chip on dot and a heat sink | |
| GB1419193A (en) | Hybrid circuit panel | |
| JPS57201058A (en) | Insulated semiconductor device | |
| US5355280A (en) | Connection arrangement with PC board | |
| JP2930133B2 (en) | Printed wiring board composite structure | |
| JPH04298068A (en) | Heat sink for electronic circuit | |
| JPS61500393A (en) | Light/detector array module and its manufacturing method | |
| JP2566341B2 (en) | Semiconductor device | |
| JPS59198790A (en) | Printed circuit board | |
| EP1705966A2 (en) | Circuit board and manufacturing method thereof | |
| JPS6431444A (en) | Porcelain substrate for surface mounting | |
| CA1235528A (en) | Heat dissipation for electronic components on ceramic substrate | |
| JP3077399B2 (en) | Electric circuit board and method of manufacturing the same | |
| JP2847949B2 (en) | Semiconductor device | |
| US6755229B2 (en) | Method for preparing high performance ball grid array board and jig applicable to said method | |
| JP3170004B2 (en) | Ceramic circuit board | |
| JPH0246741A (en) | Hybrid integrated circuit | |
| JPS6317263Y2 (en) | ||
| JPS6457653A (en) | Mounting structure of hybrid integrated circuit component | |
| JPH0513023Y2 (en) | ||
| JPH0442989A (en) | Electronic component placing board and manufacture thereof | |
| JP2656120B2 (en) | Manufacturing method of package for integrated circuit | |
| JPS62271442A (en) | Hybrid integrated circuit |