JPS6441011A - Multi-channel analog output circuit - Google Patents

Multi-channel analog output circuit

Info

Publication number
JPS6441011A
JPS6441011A JP19516587A JP19516587A JPS6441011A JP S6441011 A JPS6441011 A JP S6441011A JP 19516587 A JP19516587 A JP 19516587A JP 19516587 A JP19516587 A JP 19516587A JP S6441011 A JPS6441011 A JP S6441011A
Authority
JP
Japan
Prior art keywords
data
1msec
circuits
supplied
analog data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19516587A
Other languages
Japanese (ja)
Other versions
JPH0823764B2 (en
Inventor
Takayuki Oshiga
Katsuhiro Fujiwara
Toshiro Kasahara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP19516587A priority Critical patent/JPH0823764B2/en
Publication of JPS6441011A publication Critical patent/JPS6441011A/en
Publication of JPH0823764B2 publication Critical patent/JPH0823764B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Feedback Control In General (AREA)
  • Programmable Controllers (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

PURPOSE:To shorten the output period of the wrong analog data and to improve the noise immunity by reading data in a cycle shorter than the writing cycle of the digital data to a buffer register. CONSTITUTION:The registers Reg.1-4 of a dual port RAM 4 are successively read and selected via an address (a) whose cycle is set at 1msec supplied from a dividing circuit 6. Then the data on these Regs. are supplied to a D/A converter 1 via a photocoupler 3a and converted into the analog data. These analog data are supplied to the sampling/holding S/H circuits 2a-2d. In other words, the sampling/holding cycles of the S/H circuits 2a-2d are set at 1msec which is sufficiently shorter than and regardless of the data replacing cycles of those Regs.1-4. Thus the analog data on the circuits 2a-2d can be corrected within 1msec at the maximum even though they are changed by the noises. As a result, the influence of the noise can be effectively suppressed.
JP19516587A 1987-08-06 1987-08-06 Multi-channel analog output circuit Expired - Fee Related JPH0823764B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19516587A JPH0823764B2 (en) 1987-08-06 1987-08-06 Multi-channel analog output circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19516587A JPH0823764B2 (en) 1987-08-06 1987-08-06 Multi-channel analog output circuit

Publications (2)

Publication Number Publication Date
JPS6441011A true JPS6441011A (en) 1989-02-13
JPH0823764B2 JPH0823764B2 (en) 1996-03-06

Family

ID=16336511

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19516587A Expired - Fee Related JPH0823764B2 (en) 1987-08-06 1987-08-06 Multi-channel analog output circuit

Country Status (1)

Country Link
JP (1) JPH0823764B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7982520B2 (en) 2009-12-18 2011-07-19 Advantest Corporation Signal generating apparatus and test apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7982520B2 (en) 2009-12-18 2011-07-19 Advantest Corporation Signal generating apparatus and test apparatus

Also Published As

Publication number Publication date
JPH0823764B2 (en) 1996-03-06

Similar Documents

Publication Publication Date Title
JPS57120146A (en) Data transfer device
JPS6441011A (en) Multi-channel analog output circuit
JPS57197961A (en) Conversion system for image data
JPS5477042A (en) Data switching input equipment
SE7710847L (en) DEVICE FOR GENERATING FOR A SELECTED ANALOG SIGNAL EXCELLENT DIGITAL DATA
JPS6479673A (en) Test system for ram contained lsi chip
JPS649562A (en) Interface circuit in microprocessor
JPS6424533A (en) Circ encoder
JPS6441026A (en) Integrated circuit
JPS6482821A (en) System and device for sequential decoding
JPS57166646A (en) Logical circuit
JPS5483703A (en) Audio synthesizer
JPS6479672A (en) Test system for ram contained lsi chip
JPS6477328A (en) Digital sample rate converter
JPS56169949A (en) Multiplex processing circuit
JPS6428747A (en) Microprocessor
JPS5422137A (en) Bus line chekcing device
JPS5698944A (en) Holding circuit of previous value
JPS57169843A (en) Analog input processor
DE3880605D1 (en) STORAGE ARRANGEMENT.
JPS57150036A (en) Method and circuit for selection of specific sequence data
JPS6461133A (en) Channel board control circuit
JPS56143047A (en) Analog input device
JPS54125933A (en) Read/write control circuit for high-density integrated circuit
JPS6473437A (en) Memory write protection circuit

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees