JPS64761A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS64761A JPS64761A JP15569387A JP15569387A JPS64761A JP S64761 A JPS64761 A JP S64761A JP 15569387 A JP15569387 A JP 15569387A JP 15569387 A JP15569387 A JP 15569387A JP S64761 A JPS64761 A JP S64761A
- Authority
- JP
- Japan
- Prior art keywords
- side wall
- gate electrode
- metal
- source
- metal silicide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title abstract 4
- 239000002184 metal Substances 0.000 abstract 5
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical group [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 abstract 5
- 229910021332 silicide Inorganic materials 0.000 abstract 3
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 abstract 2
- 229910052593 corundum Inorganic materials 0.000 abstract 2
- 229910001845 yogo sapphire Inorganic materials 0.000 abstract 2
- 239000012535 impurity Substances 0.000 abstract 1
- 150000002500 ions Chemical class 0.000 abstract 1
- 239000000126 substance Substances 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
Landscapes
- Electrodes Of Semiconductors (AREA)
Abstract
PURPOSE: To prevent reaction between a side wall and metal and to prevent short circuits between source/drain regions and a gate electrodes, in a semiconductor device having a self-aligned silicide structure, in which the insulating film side wall is provided on the gate electrode, by a constitution, wherein Si is not included in the insulating film side wall.
CONSTITUTION: On a P-type semiconductor substrate 201, an element isolating oxide film 202, a gate oxide film 203, a gate electrode 204 and a low- concentration N-type impurity diffused layer 205 are formed. An Al2O3 film 209 is formed by a chemical vapor growth method. Then the entire surface is etched with reactive ions, and a side wall 206 of Al2O3 is formed. Metal silicide 208 is formed only on the gate electrode 204 and source/drain diffused layers 207. Since Si is not included in the side wall as described above, Si and the metal are not reacted when the metal silicide is formed, and the metal silicide is not formed on the side wall. A semiconductor layer having an excellent self-aligned silicide structure, wherein the gate electrode and the source/ drain diffused layers are sufficiently isolated, is obtained.
COPYRIGHT: (C)1989,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15569387A JPS64761A (en) | 1987-06-23 | 1987-06-23 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15569387A JPS64761A (en) | 1987-06-23 | 1987-06-23 | Semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH01761A JPH01761A (en) | 1989-01-05 |
| JPS64761A true JPS64761A (en) | 1989-01-05 |
Family
ID=15611476
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15569387A Pending JPS64761A (en) | 1987-06-23 | 1987-06-23 | Semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS64761A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5521411A (en) * | 1991-12-31 | 1996-05-28 | Sgs-Thomson Microelectronics, Inc. | Transistor spacer etch pinpoint structure |
| US5698883A (en) * | 1989-10-09 | 1997-12-16 | Kabushiki Kaisha Toshiba | MOS field effect transistor and method for manufacturing the same |
| US6724051B1 (en) * | 2000-10-05 | 2004-04-20 | Advanced Micro Devices, Inc. | Nickel silicide process using non-reactive spacer |
| US7428811B2 (en) | 2003-11-26 | 2008-09-30 | Isuzu Motors Limited | Torque converter |
-
1987
- 1987-06-23 JP JP15569387A patent/JPS64761A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5698883A (en) * | 1989-10-09 | 1997-12-16 | Kabushiki Kaisha Toshiba | MOS field effect transistor and method for manufacturing the same |
| US5521411A (en) * | 1991-12-31 | 1996-05-28 | Sgs-Thomson Microelectronics, Inc. | Transistor spacer etch pinpoint structure |
| US6724051B1 (en) * | 2000-10-05 | 2004-04-20 | Advanced Micro Devices, Inc. | Nickel silicide process using non-reactive spacer |
| US7428811B2 (en) | 2003-11-26 | 2008-09-30 | Isuzu Motors Limited | Torque converter |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5350698A (en) | Multilayer polysilicon gate self-align process for VLSI CMOS device | |
| GB2056167A (en) | Ion implantation to form mos devices | |
| EP0032030B1 (en) | A semiconductor device and a method of manufacturing a semiconductor device | |
| EP0160255A2 (en) | Field effect transistor device and method of making same | |
| US5726081A (en) | Method of fabricating metal contact of ultra-large-scale integration metal-oxide semiconductor field effect transistor with silicon-on-insulator structure | |
| JPS57196573A (en) | Manufacture of mos type semiconductor device | |
| JPS64761A (en) | Semiconductor device | |
| JPS5736842A (en) | Semiconductor integrated circuit device | |
| US4216573A (en) | Three mask process for making field effect transistors | |
| JPS6484659A (en) | Manufacture of semiconductor device | |
| GB2038088A (en) | Semiconductor structures | |
| US5976924A (en) | Method of making a self-aligned disposable gate electrode for advanced CMOS design | |
| JPS56125875A (en) | Semiconductor integrated circuit device | |
| JPS5764927A (en) | Manufacture of semiconductor device | |
| JPS57134956A (en) | Manufacture of semiconductor integrated circuit | |
| CA1040320A (en) | Depletion isolated semiconductor on insulator structures | |
| KR100357299B1 (en) | Method for manufacturing thin film transistor | |
| KR100256803B1 (en) | Method for forming shallow junction in semiconductor device | |
| JPS6430270A (en) | Manufacture of insulated-gate semiconductor device | |
| JPS6441245A (en) | Manufacture of semiconductor device | |
| JPS6430271A (en) | Manufacture of insulated-gate semiconductor device | |
| JPS568846A (en) | Semiconductor integrated circuit | |
| JPS5558573A (en) | Manufacture of mis semiconductor device | |
| JPS5670669A (en) | Longitudinal semiconductor device | |
| JPS64760A (en) | Manufacture of semiconductor device |