JPS6488634A - Instruction decoder for computer - Google Patents

Instruction decoder for computer

Info

Publication number
JPS6488634A
JPS6488634A JP24717087A JP24717087A JPS6488634A JP S6488634 A JPS6488634 A JP S6488634A JP 24717087 A JP24717087 A JP 24717087A JP 24717087 A JP24717087 A JP 24717087A JP S6488634 A JPS6488634 A JP S6488634A
Authority
JP
Japan
Prior art keywords
address
decoder
instruction
program counter
counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP24717087A
Other languages
Japanese (ja)
Inventor
Tatsuo Nishizawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP24717087A priority Critical patent/JPS6488634A/en
Publication of JPS6488634A publication Critical patent/JPS6488634A/en
Pending legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)

Abstract

PURPOSE:To releave a programmer from a delayed jump which is the flaw of a pipeline processing which is essential for high-speed processing by adding a program counter and a decoder which is paired with the former. CONSTITUTION:The program counter 15 which a t all time represents the effective address of one instruction destination as well as the decoder 16 which is paired with the counter 15 is provided. Since the counter 15 always designates an address preceeding by one designated by a program counter 11, the decoder 16 decodes and executes an instruction always preceeding by one operational cycle. When the content in the address N of an instruction storing memory 12 is decoded as 'CALL M' in the decoder 16, an M is inputted to the program counter 11 in the succeeding execution cycle, and at the same time, a value N+1 is stored in a stack 14. Accordingly, the execution of an instruction in the address M can be enable in the cycle following the execution cycle for the address N. As a result, a delayed jump that is the flaw of pipeline processing can be prevented.
JP24717087A 1987-09-29 1987-09-29 Instruction decoder for computer Pending JPS6488634A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24717087A JPS6488634A (en) 1987-09-29 1987-09-29 Instruction decoder for computer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24717087A JPS6488634A (en) 1987-09-29 1987-09-29 Instruction decoder for computer

Publications (1)

Publication Number Publication Date
JPS6488634A true JPS6488634A (en) 1989-04-03

Family

ID=17159482

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24717087A Pending JPS6488634A (en) 1987-09-29 1987-09-29 Instruction decoder for computer

Country Status (1)

Country Link
JP (1) JPS6488634A (en)

Similar Documents

Publication Publication Date Title
JPS56149646A (en) Operation controller
MY105754A (en) Tightly coupled multiprocessor instruction synchronization.
EP0354585A3 (en) Instruction pipeline microprocessor
GB2383871A (en) Improved frameworks for loading and execution of object-based programs
JPS6488634A (en) Instruction decoder for computer
JPS5464439A (en) Address designation system
JPS57114950A (en) Loop processing system for program controller
JPS57161943A (en) Data processing device
JPS6462705A (en) Cnc program executing device
JPS6482131A (en) Data processor
HU9200024D0 (en) Device for producing intructions of paralelly working instruction processing processors as well as for executing branching within compound instruction
EP0336091A3 (en) Pipeline type microprocessor
JPS5729152A (en) Information processor prefetching instruction
JPS57111756A (en) Instruction control system
JPS5617402A (en) Programmable sequence controller
JPS5717059A (en) Processor for pipeline control data
JPS5798053A (en) Device for debagging
JPS6462701A (en) Programmable controller
JPS6429934A (en) Program execution control system
ATE64019T1 (en) HIGH SPEED PROCESSOR.
JPS57101945A (en) Control system of information processor
JPS647249A (en) Self-procedure processor
JPS56124953A (en) Instruction fetch system
JPS5597644A (en) Order reexecution system
JPS57189252A (en) Program controlling method