MY118599A - Cache enabling architecture - Google Patents
Cache enabling architectureInfo
- Publication number
- MY118599A MY118599A MYPI98004072A MYPI9804072A MY118599A MY 118599 A MY118599 A MY 118599A MY PI98004072 A MYPI98004072 A MY PI98004072A MY PI9804072 A MYPI9804072 A MY PI9804072A MY 118599 A MY118599 A MY 118599A
- Authority
- MY
- Malaysia
- Prior art keywords
- writing
- reading
- cache
- enabling architecture
- caching
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4286—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a handshaking protocol, e.g. RS232C link
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
- G06F12/0873—Mapping of cache memory to specific storage devices or parts thereof
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0674—Disk device
- G06F3/0676—Magnetic disk device
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0012—High speed serial bus, e.g. IEEE P1394
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US5845297P | 1997-09-08 | 1997-09-08 | |
| EP97115527A EP0901077A1 (en) | 1997-09-08 | 1997-09-08 | Cache enabling architecture |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| MY118599A true MY118599A (en) | 2004-12-31 |
Family
ID=26145768
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| MYPI98004072A MY118599A (en) | 1997-09-08 | 1998-09-07 | Cache enabling architecture |
Country Status (6)
| Country | Link |
|---|---|
| JP (1) | JPH11167469A (id) |
| KR (1) | KR100580933B1 (id) |
| CN (1) | CN1119749C (id) |
| ID (1) | ID20659A (id) |
| MY (1) | MY118599A (id) |
| SG (1) | SG70114A1 (id) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101403982B (zh) * | 2008-11-03 | 2011-07-20 | 华为技术有限公司 | 一种多核处理器的任务分配方法和系统 |
-
1998
- 1998-08-19 JP JP10247716A patent/JPH11167469A/ja active Pending
- 1998-08-20 SG SG1998003160A patent/SG70114A1/en unknown
- 1998-09-02 KR KR1019980036131A patent/KR100580933B1/ko not_active Expired - Fee Related
- 1998-09-04 CN CN98118871A patent/CN1119749C/zh not_active Expired - Fee Related
- 1998-09-07 MY MYPI98004072A patent/MY118599A/en unknown
- 1998-09-08 ID IDP981206A patent/ID20659A/id unknown
Also Published As
| Publication number | Publication date |
|---|---|
| CN1119749C (zh) | 2003-08-27 |
| HK1017115A1 (en) | 1999-11-12 |
| ID20659A (id) | 1999-02-11 |
| KR19990029463A (ko) | 1999-04-26 |
| SG70114A1 (en) | 2000-01-25 |
| KR100580933B1 (ko) | 2006-10-24 |
| JPH11167469A (ja) | 1999-06-22 |
| CN1211008A (zh) | 1999-03-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB2345170A (en) | Memory transactions on a low pin count bus | |
| WO1996006390A3 (en) | A two-way set-associative cache memory | |
| TW326533B (en) | Flash memory card | |
| DE69616465D1 (de) | Cachespeicher mit Datenvorausladung | |
| CA2469682A1 (en) | Cache operation with non-cache memory | |
| ATE83567T1 (de) | Computeranordnungen mit cache-speichern. | |
| FI972544A7 (fi) | Tietokonedatan tallennus | |
| DE69938378D1 (de) | Datenkopieren in Speichersystemen | |
| DE69432133D1 (de) | Datenprozessor mit Cache-Speicher | |
| FI953204A7 (fi) | Datamuistin jakaminen moniprosessorijärjestelmissä | |
| AU3127097A (en) | Data storage system with parity reads and writes only on operations requiring parity information | |
| AU7806298A (en) | Three tier financial transaction system with cache memory | |
| DE59602959D1 (de) | An datenbus betreibbarer stapelbarer datenträger | |
| TW375706B (en) | Programmable memory access | |
| MY126422A (en) | Data storage, data processing system and method | |
| DE69820164D1 (de) | Speichervorrichtung sowie Datenlese- und Schreibverfahren | |
| DE69832791D1 (de) | Verbessertes Datenschreiben auf Datenspeichermedium | |
| DE69831775D1 (de) | Verarbeitungsvorrichtung für zerteilte Schreibdaten in Speichersteuerungseinheiten | |
| DE69935106D1 (de) | Datenschreib/lesegerät | |
| AU6079496A (en) | Unit comprising data memory card and reading/writing device | |
| MY118599A (en) | Cache enabling architecture | |
| TW326512B (en) | Pre-charging output peripheral for direct memory access operation | |
| DE69840220D1 (de) | Rechnersystem mit verteiltem Datenspeicher | |
| NO960817L (no) | Filkrypteringsskjema | |
| AU8256498A (en) | Computer system with transparent write cache memory policy |