NO832297L - Koblingsanordning for kontroll av synkron overfoering av data - Google Patents

Koblingsanordning for kontroll av synkron overfoering av data

Info

Publication number
NO832297L
NO832297L NO832297A NO832297A NO832297L NO 832297 L NO832297 L NO 832297L NO 832297 A NO832297 A NO 832297A NO 832297 A NO832297 A NO 832297A NO 832297 L NO832297 L NO 832297L
Authority
NO
Norway
Prior art keywords
data
processor
transfer
modem
control
Prior art date
Application number
NO832297A
Other languages
English (en)
Norwegian (no)
Inventor
Reinhard Posch
Original Assignee
Voest Alpine Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Voest Alpine Ag filed Critical Voest Alpine Ag
Publication of NO832297L publication Critical patent/NO832297L/no

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00Arrangements affording multiple use of the transmission path
    • H04L5/14Two-way operation using the same type of signal, i.e. duplex
    • H04L5/143Two-way operation using the same type of signal, i.e. duplex for modulated signals
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Signal Processing (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Communication Control (AREA)
  • Details Of Connecting Devices For Male And Female Coupling (AREA)
  • Communication Cables (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
NO832297A 1982-06-24 1983-06-23 Koblingsanordning for kontroll av synkron overfoering av data NO832297L (no)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
AT245882 1982-06-24

Publications (1)

Publication Number Publication Date
NO832297L true NO832297L (no) 1983-12-27

Family

ID=3534724

Family Applications (1)

Application Number Title Priority Date Filing Date
NO832297A NO832297L (no) 1982-06-24 1983-06-23 Koblingsanordning for kontroll av synkron overfoering av data

Country Status (6)

Country Link
EP (1) EP0098260B1 (es)
DE (1) DE3377763D1 (es)
ES (1) ES8405171A1 (es)
FI (1) FI832298L (es)
NO (1) NO832297L (es)
PT (1) PT76883B (es)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4700358A (en) * 1985-11-18 1987-10-13 Hayes Microcomputer Products, Inc. Synchronous/asynchronous modem

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1021004B (it) * 1973-11-09 1978-01-30 Honeywell Inf Systems Apparecchiatura elettronica di co mando di periferica per il collega mento locale e remoto della stessa ad un sistema di elaborazione dati
FR2404970A1 (fr) * 1977-10-03 1979-04-27 Sfena Systeme de couplage pour transmission en duplex de donnees numeriques entre deux unites de traitement
IT1146176B (it) * 1980-02-07 1986-11-12 Italdata Spa Dispositivo interfacciale per la gestione automatica di una linea telefonica commutata

Also Published As

Publication number Publication date
EP0098260A2 (de) 1984-01-11
FI832298A7 (fi) 1983-12-25
EP0098260B1 (de) 1988-08-17
PT76883A (en) 1983-07-01
FI832298A0 (fi) 1983-06-22
DE3377763D1 (en) 1988-09-22
EP0098260A3 (en) 1985-10-30
ES523534A0 (es) 1984-05-16
ES8405171A1 (es) 1984-05-16
FI832298L (fi) 1983-12-25
PT76883B (en) 1986-01-27

Similar Documents

Publication Publication Date Title
US4695952A (en) Dual redundant bus interface circuit architecture
EP0326696B1 (en) Hybrid communications link adapter incorporating input/output and data communications technology
US4494232A (en) Statistical multiplexer with dynamic bandwidth allocation for asynchronous and synchronous channels
US5574865A (en) System for data transfer protection during module connection/disconnection onto live bus
US6357015B1 (en) Data interface and high-speed communication system using the same
WO1999008198A1 (en) Method and system for optimizing the flow of isochronous data and clock rate information
US4688171A (en) Serial bus for master/slave computer system
GB1581836A (en) Cpu-i/o bus interface for a data processing system
EP0130628A2 (en) Real time transparent serial/echoplex interface apparatus
US4811277A (en) Communication interface
US5128666A (en) Protocol and apparatus for a control link between a control unit and several devices
KR100228948B1 (ko) 버스 인터페이스 논리회로 시스템 및 데이타 동기화방법
US6535522B1 (en) Multiple protocol interface and method for use in a communications system
EP0088618B1 (en) Byte-oriented line adapter system
US4989130A (en) System for determining and storing valid status information received from cross coupled unit
NO832297L (no) Koblingsanordning for kontroll av synkron overfoering av data
EP0033821A3 (en) Intelligent interfacing apparatus for the automatic management of a switched or dedicated telecommunication line
US6266748B1 (en) Priority encoding for FIFO memory devices that interface multiple ports to a data receiving device
US5504865A (en) Data transfer system for effecting bidirectional data transfer among a plurality of microprocessors
JPH07131504A (ja) データ転送装置
JPS60196036A (ja) 遠隔制御出力分岐装置
KR100211065B1 (ko) 복수의 고정비트율 데이터 송수신이 가능한 회로
KR0154486B1 (ko) 고속 병렬동기버스구조를 이용하는 하위프로세서와 외부장치간의 정합회로
KR960016659B1 (ko) 전전자 교환기 하위 프로세서의 비동기 병렬 외부 장치 제어버스 장치
US5311171A (en) Quad channel unit registers for channel pairs