NO953307L - Signalprosseseringskrets og fremgangsmåte ved forsinkelse av et binært innsignal - Google Patents

Signalprosseseringskrets og fremgangsmåte ved forsinkelse av et binært innsignal

Info

Publication number
NO953307L
NO953307L NO953307A NO953307A NO953307L NO 953307 L NO953307 L NO 953307L NO 953307 A NO953307 A NO 953307A NO 953307 A NO953307 A NO 953307A NO 953307 L NO953307 L NO 953307L
Authority
NO
Norway
Prior art keywords
delay
input signal
delay devices
devices
signal
Prior art date
Application number
NO953307A
Other languages
English (en)
Norwegian (no)
Other versions
NO953307D0 (no
Inventor
Nils Per Aake Liedberg
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of NO953307D0 publication Critical patent/NO953307D0/no
Publication of NO953307L publication Critical patent/NO953307L/no

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K7/00—Modulating pulses with a continuously-variable modulating signal
    • H03K7/06—Frequency or rate modulation, i.e. PFM or PRM

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
  • Manipulation Of Pulses (AREA)
NO953307A 1993-02-24 1995-08-23 Signalprosseseringskrets og fremgangsmåte ved forsinkelse av et binært innsignal NO953307L (no)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9300624A SE500929C2 (sv) 1993-02-24 1993-02-24 Signalbehandlingskrets och förfarande för fördröjning av en binär periodisk insignal
PCT/SE1994/000088 WO1994019868A1 (en) 1993-02-24 1994-02-04 A signal processing circuit and a method of delaying a binary periodic input signal

Publications (2)

Publication Number Publication Date
NO953307D0 NO953307D0 (no) 1995-08-23
NO953307L true NO953307L (no) 1995-10-19

Family

ID=20389021

Family Applications (1)

Application Number Title Priority Date Filing Date
NO953307A NO953307L (no) 1993-02-24 1995-08-23 Signalprosseseringskrets og fremgangsmåte ved forsinkelse av et binært innsignal

Country Status (13)

Country Link
US (1) US5471165A ( )
EP (1) EP0686319A1 ( )
JP (1) JPH08506949A ( )
KR (1) KR960701512A ( )
CN (1) CN1118205A ( )
AU (1) AU676022B2 ( )
BR (1) BR9406373A ( )
CA (1) CA2154252A1 ( )
FI (1) FI953953A0 ( )
MX (1) MXPA94001092A ( )
NO (1) NO953307L ( )
SE (1) SE500929C2 ( )
WO (1) WO1994019868A1 ( )

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2710800B1 (fr) * 1993-09-27 1995-12-15 Sgs Thomson Microelectronics Ligne à retard numérique.
JP3639000B2 (ja) * 1995-06-13 2005-04-13 富士通株式会社 位相合わせ装置及び遅延制御回路
JPH10117142A (ja) * 1996-10-11 1998-05-06 Fujitsu Ltd 位相同期ループ回路および半導体集積回路
JPH1131964A (ja) * 1997-07-11 1999-02-02 Hitachi Ltd 論理回路
US6128680A (en) * 1997-12-18 2000-10-03 Alcatel Usa Sourcing, L.P. Apparatus and method of sharing a state machine for input and output signal processing
US6144034A (en) * 1998-07-22 2000-11-07 Adac Laboratories Delay calibration for gamma camera timing circuit
DE69801827T2 (de) * 1998-11-14 2002-03-28 Agilent Technologies, Inc. (N.D.Ges.D.Staates Delaware) Taktgenerator
DE19933115A1 (de) * 1999-07-19 2001-01-25 Mannesmann Vdo Ag Verfahren zur Modulation eines Grundtaktes für digitale Schaltungen und Taktmodulator zur Ausführung des Verfahrens
US7805628B2 (en) * 2001-04-02 2010-09-28 Credence Systems Corporation High resolution clock signal generator
US20040232954A1 (en) * 2001-07-06 2004-11-25 Van Zeijl Paulus Thomas Signal generator device, method for generating a signal and devices including such a signal generator device
US7020792B2 (en) * 2002-04-30 2006-03-28 Intel Corporation Method and apparatus for time domain equalization
WO2003098414A1 (en) * 2002-05-16 2003-11-27 Infineon Technologies Ag Apparatus for adjusting the phase of a digital signal
KR100493046B1 (ko) * 2003-02-04 2005-06-07 삼성전자주식회사 클럭의 듀티 사이클을 조정할 수 있는 주파수 체배기 및체배방법
US7109768B2 (en) * 2004-06-29 2006-09-19 Intel Corporation Closed-loop control of driver slew rate
US8842766B2 (en) * 2010-03-31 2014-09-23 Texas Instruments Incorporated Apparatus and method for reducing interference signals in an integrated circuit using multiphase clocks
CN101895274B (zh) * 2010-07-21 2013-04-10 珠海天威技术开发有限公司 数字滤波电路及其滤波方法、耗材芯片
CN104079274A (zh) * 2013-03-26 2014-10-01 佛山市顺德区顺达电脑厂有限公司 分析用信号延时装置及其方法
CN108390666A (zh) * 2018-04-26 2018-08-10 佛山科学技术学院 一种延时电路
US10998892B1 (en) * 2020-08-13 2021-05-04 Realtek Semiconductor Corp. Frequency doubler with duty cycle control and method thereof
CN114826258A (zh) * 2021-01-29 2022-07-29 浙江杭可仪器有限公司 一种高频波形信号生成方法及其生成系统

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3993957A (en) * 1976-03-08 1976-11-23 International Business Machines Corporation Clock converter circuit
US4494021A (en) * 1982-08-30 1985-01-15 Xerox Corporation Self-calibrated clock and timing signal generator for MOS/VLSI circuitry
JPS5972814A (ja) * 1982-10-20 1984-04-24 Sanyo Electric Co Ltd 遅延回路
JPS61163715A (ja) * 1985-01-14 1986-07-24 Nec Corp 遅延線を用いた多相クロツク発生回路
JPS6270922A (ja) * 1985-09-04 1987-04-01 Fujitsu Ltd クロツク位相調整方式
US4795985A (en) * 1986-04-01 1989-01-03 Hewlett-Packard Company Digital phase lock loop
CA1254957A (en) * 1986-11-07 1989-05-30 Mitel Corporation Frequency doubler
US5173617A (en) * 1988-06-27 1992-12-22 Motorola, Inc. Digital phase lock clock generator without local oscillator
EP0476585B1 (en) * 1990-09-18 1998-08-26 Fujitsu Limited Electronic device using a reference delay generator
US5159205A (en) * 1990-10-24 1992-10-27 Burr-Brown Corporation Timing generator circuit including adjustable tapped delay line within phase lock loop to control timing of signals in the tapped delay line
JPH07142997A (ja) * 1990-11-29 1995-06-02 Internatl Business Mach Corp <Ibm> ディレイ・ライン較正回路
US5223755A (en) * 1990-12-26 1993-06-29 Xerox Corporation Extended frequency range variable delay locked loop for clock synchronization
US5095233A (en) * 1991-02-14 1992-03-10 Motorola, Inc. Digital delay line with inverter tap resolution
US5295164A (en) * 1991-12-23 1994-03-15 Apple Computer, Inc. Apparatus for providing a system clock locked to an external clock over a wide range of frequencies
US5250913A (en) * 1992-02-21 1993-10-05 Advanced Micro Devices, Inc. Variable pulse width phase detector
US5365130A (en) * 1992-08-07 1994-11-15 Vlsi Technology, Inc. Self-compensating output pad for an integrated circuit and method therefor

Also Published As

Publication number Publication date
EP0686319A1 (en) 1995-12-13
KR960701512A (ko) 1996-02-24
SE9300624D0 (sv) 1993-02-24
NO953307D0 (no) 1995-08-23
SE9300624L (sv) 1994-08-25
FI953953A7 (fi) 1995-08-23
CN1118205A (zh) 1996-03-06
FI953953A0 (fi) 1995-08-23
AU6158794A (en) 1994-09-14
SE500929C2 (sv) 1994-10-03
WO1994019868A1 (en) 1994-09-01
JPH08506949A (ja) 1996-07-23
US5471165A (en) 1995-11-28
CA2154252A1 (en) 1994-09-01
MXPA94001092A (es) 2004-08-20
BR9406373A (pt) 1996-01-16
AU676022B2 (en) 1997-02-27

Similar Documents

Publication Publication Date Title
NO953307L (no) Signalprosseseringskrets og fremgangsmåte ved forsinkelse av et binært innsignal
US4044241A (en) Adaptive matched digital filter
WO1995010087A1 (en) Learning neural network and methods thereof
NL8402003A (nl) Meerkanaalsversterkerstelsel met voorspellende versterking.
SE9102361L (sv) Programmerbar frekvensdelarapparat
WO1992000558A3 (en) Apparatus for generating multiple phase clock signals and phase detector and recovery apparatus therefor
US4667298A (en) Method and apparatus for filtering high data rate signals
NO943092D0 (no) Signalstyrt fasedreiningsanordning
US3571578A (en) Digital adaptive control system sensor
US5128958A (en) Digital time error signal generator
DK152635B (da) Fremgangsmaade til at bringe en oscillator i fase med et indkommende signal samt indretning til udoevelse af fremgangsmaaden
KR880014739A (ko) 디지탈 격자 필터
KR880006841A (ko) 신호처리장치
EP0342674A3 (en) Pipeline circuit for timing adjustment
SU458821A1 (ru) Генератор случайной последовательности импульсов
SU736044A1 (ru) Цифрова след ща система
SU809060A1 (ru) Цифровой регул тор давлени
JPH0139537B2 ( )
SU543940A1 (ru) Устройство дл коррекции кодов регистра
Marsík Adaptive closed loop control of some special plants by means of the gradient model-without plant identificaion.
SU1170454A1 (ru) Генератор случайных чисел
SU1027725A1 (ru) Цифровой интегратор
SU951725A1 (ru) Устройство дл адаптивной коррекции межсимвольных искажений
SU1571798A1 (ru) Многовыходное мажоритарное устройство дл исправлени арифметических ошибок
SU879654A1 (ru) Устройство дл контрол кольцевого регистра сдвига