WO1993013492A1 - Dispositif de lecture de donnees inscrites sur une carte optique - Google Patents

Dispositif de lecture de donnees inscrites sur une carte optique Download PDF

Info

Publication number
WO1993013492A1
WO1993013492A1 PCT/JP1989/000954 JP8900954W WO9313492A1 WO 1993013492 A1 WO1993013492 A1 WO 1993013492A1 JP 8900954 W JP8900954 W JP 8900954W WO 9313492 A1 WO9313492 A1 WO 9313492A1
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
reference line
data
output
average position
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP1989/000954
Other languages
English (en)
Japanese (ja)
Inventor
Hirofumi Kagawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US07/490,634 priority Critical patent/US5187698A/en
Anticipated expiration legal-status Critical
Publication of WO1993013492A1 publication Critical patent/WO1993013492A1/fr
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G11B20/10222—Improvement or modification of read or write signals clock-related aspects, e.g. phase or frequency adjustment or bit synchronisation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/10—Indexing; Addressing; Timing or synchronising; Measuring tape travel
    • G11B27/19—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier
    • G11B27/28—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording
    • G11B27/30—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording on the same track as the main recording
    • G11B27/3027—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording on the same track as the main recording used signal is digitally coded
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B7/00—Recording or reproducing by optical means, e.g. recording using a thermal beam of optical radiation by modifying optical properties or the physical structure, reproducing using an optical beam at lower power by sensing optical properties; Record carriers therefor
    • G11B7/002—Recording, reproducing or erasing systems characterised by the shape or form of the carrier
    • G11B7/0033—Recording, reproducing or erasing systems characterised by the shape or form of the carrier with cards or other card-like flat carriers, e.g. flat sheets of optical film

Definitions

  • a plurality of data tracks consisting of a plurality of data bits are arranged side by side along a reference line extending in a direction orthogonal to the data tracks.
  • Optical power field that has a formed data area
  • the present invention relates to an optical power data reading device for reading data.
  • data tracks 4 which are rows of data bits 3, are arranged vertically, A band 5 is formed, and a node such as this is formed.
  • the reading of data at such a light source 1 is carried out as shown in FIG. 9 and FIG.
  • the external light is converged to irradiate the optical card 1, and the reflected light 9 is received by an image sensor such as a CCD line sensor 10, and is reflected by the optical card 1.
  • the decoding is performed by sending the overnight bit formed on the surface to the CPU 12 via the decoder 11 and reading it out by the CPU 12.
  • the CCD line sensor 10 is considered as viewed through the slit 13 shown in FIG. 4, and this slit portion 13 is shown in FIG. Scanning from the middle left to the right obtains the read signal shown in Fig. 8, and from this read signal, the presence or absence of data bit 3 identifies 1Z0 in the data. are doing .
  • data reading is performed by repeatedly scanning one data track 4 a plurality of times, and reading the reference line 6a for each scan.
  • the binary signal is read based on the detection signal. Therefore, in order to accurately read the data recorded in the optical head 1, the reference line 6a of the data track 4 serving as a reference must be used. It is necessary to detect it stably and synchronize it accurately with the data port. For that purpose, various methods have been proposed in the past, and PLL technology has been mainly used.
  • An optical power data reading device which solves the conventional problem, converts a data track composed of a plurality of data bits into a data track.
  • a light sensor having a data area formed by juxtaposing a reference line extending in a direction orthogonal to the tuck track and having a plurality of data areas is read and read by a sensor.
  • a reference line detection unit for outputting the average position information of the reference line from the reference line reading signal in a light-powered data reading device, and an average position of the reference line.
  • a data clock generation unit that generates a data clock serving as a reference when reading the data bit based on the information,
  • the line detection unit includes a reference line detection circuit that detects the reference line and outputs a detection signal.
  • An output circuit for generating an output indicating average position information of the reference line based on a detection signal from the reference line detection circuit; and an output of the reference line detection circuit.
  • a timing comparison circuit for inputting the output of the output circuit and comparing the timings of the two outputs; and And an integration circuit that integrates the output of the timing comparison circuit and outputs the integrated data to the output circuit.
  • the data clock generation unit generates a data clock of the generated data clock.
  • a frequency divider that divides the clock from the oscillator circuit into 1 ZN to obtain a data clock, and a data clock reference line distance based on the above average position
  • a pulse generation circuit that outputs a pulse at a corresponding position, and a timing that compares the timing of the detection signal of the reference line adjacent to the reference line with the timing of the pulse.
  • the output of the timing comparison circuit and the timing comparison circuit is integrated, and the output is fed to the oscillation circuit. It is characterized by comprising an integrator circuit that performs feedback and sets the frequency.
  • a reference line detecting section for outputting an average position signal of the reference line from a reading signal of the reference line;
  • the oscillation circuit is configured by a frequency synthesizer.
  • This frequency synthesizer is composed of a phase comparison circuit, an oscillation circuit, and a programmable divider.
  • the reading sensor can be an area sensor.
  • FIG. 1 is a block diagram of one embodiment of the present invention
  • FIG. 2 is a timing chart for explaining the operation of the device shown in FIG.
  • FIG. 3 is a circuit diagram showing an example of a timing comparison circuit
  • FIG. 4 is a timing chart illustrating a method of phase synchronization of a data clock.
  • FIG. 5 is a timing chart illustrating the operation of generating a clock over time.
  • FIG. 6 is a block diagram showing another embodiment of the present invention
  • FIG. 7 shows an example of a format of an optical card when an alias sensor is used.
  • FIG. 8 is a timing chart for explaining a reading operation of the light source by the conventional reading device.
  • Fig. 9 shows the optical system of the reading device.
  • FIG. 10 is a diagram schematically showing the configuration of a reading device.
  • FIG. 1 is a block diagram showing one embodiment of the present invention.
  • the data reading device includes a reference line detection unit 15 and a data clock generation unit 16.
  • the reference line detector 15 outputs the average position of the reference line 6a from the read signal of the reference line 6a.
  • a reference line detection circuit 20, a timing comparison circuit 21, an integration circuit 22, and a pulse generator 23 are examples of the reference line detection circuits.
  • the reference line detection circuit 20 has a distance between two data bits 3 of the optical card 1 shown in FIG. 8 which is wider than the distance between the data bits 3.
  • the reference line 6a formed by the line of (1) is detected from the read signal of the CCD image sensor 10 and the detection pulse is compared with the timing comparison circuit. Output to 2 1.
  • the reference line detecting circuit 20 identifies the reference line 6a from the data bit 3 based on the difference between the intervals. Detected.
  • the pulse generator 23 outputs a signal after a lapse of a preset time from the timing of a synchronization signal synchronized with the synchronization pulse for scanning of the CCD image sensor 10. Kano, 'to produce a loose. Note that the ⁇ ⁇ -taking signal changes little by little during a plurality of scans of each data track 4 and does not change abruptly. Therefore, the time distance between the portion representing the reference line 6a in the read signal and the synchronization signal does not change suddenly.
  • the timing comparison circuit 21 is connected to the detection node and pulse of the reference line 6a, and to a feed node from the generator 23. By inputting the output noise that has been clicked on, it is possible to detect the advance / delay of both noises and to generate a comparison output.
  • the output of this comparison can be digital, which means that one pulse is too late, or too late, or how long it is late. No matter how fast you are, it's good to be analog.
  • the timing comparison circuit 21 for example, a combination of a pair of D flip flops 24 as shown in FIG. 3 can be used. However, the present invention is not particularly limited to this, and various comparison circuits can be employed.
  • the integrator 22 displays the value of the comparison output. If the output is “late”, the value of the comparison output is obtained. The integration is performed by reducing.
  • the pulse generator 23 receives the output of the integration circuit 22 and changes the time interval from the synchronizing signal to the output according to the output. . Also, the output of pulse generator 23 is The signal is returned to the timing comparison circuit 21 and is compared by the timing comparison circuit 21. By performing the above comparisons over multiple scans, the control is made to be delayed as soon as possible and to be advanced as soon as possible.
  • the output of the reference line detection circuit 20 and the output of the pulse generator 23 have the same timing, and the position information of the reference line 6a is provided. Is to be averaged. Accordingly, a stable detection result of the reference line 6a can be obtained.
  • the value of the integration circuit 22 Does not change, or does not change slowly or slowly, so that a normal detection result can be obtained.
  • the data clock generation unit 16 serves as a reference when reading the data bit 3 based on the position information of the reference lines 6a and 6b.
  • the clock generator generates a clock.
  • the oscillator 31, the frequency divider 32, the pulse generator 33, the timing comparator 34, and the integrating circuit 3 generate clocks. 5
  • the frequency divider 32 receives the average position information output of the left reference line 6a sent from the reference line detector 15 and synchronizes the output with the output. Clock from the oscillation circuit 31 Is divided by 1 / N to output a data clock.
  • the noise generating circuit 33 is connected to a pulse at a position corresponding to the distance between the left and right reference lines 6a and 6b based on the above average position of the data clock. Cause a failure.
  • the timing comparison circuit 34 is used for timing between the detection signal of the reference line 6b on the right side and the pulse from the noise generation circuit 33. Compare.
  • the detection of the reference line 6b on the right side does not necessarily need to be the average position information obtained by the reference line detection unit 15. .
  • the integration circuit 35 integrates the output of the timing comparison circuit 34 and feeds it to the oscillation circuit 31 to set the frequency of the clock. No.
  • a clock having a frequency N times the frequency of the data clock output from the oscillation circuit 31 is connected to the left-side lift sent from the reference line detector 15.
  • the frequency divider 32 is cleared with the average position signal of the reference line 6a, the data clock synchronized with the average position signal as shown in Fig. 4 is obtained.
  • Quick force s can be obtained instantaneously. In this case, the larger the value of N, the smaller the phase error.
  • the space between the left and right reference lines 6a and 6b is formed at a distance several tens of times that of the data bit 3. In this embodiment, it is 20.5 times.
  • the average position of the reference line 6a A pulse is generated by the pulse generation circuit 33 at the position of the 20-5th bit of the data clock obtained by dividing the frequency with respect to the above data clock.
  • the frequency is set according to.
  • FIG. 6 shows another embodiment of the present invention.
  • a frequency synthesizer 40 as shown is provided in place of the oscillation circuit 31 of FIG. As a result, a more stable data clock can be obtained.
  • a line sensor is used for the reading sensor.
  • the present invention is also extended to a reading device using an area sensor. be able to .
  • a reference line 60 is crossed with a reference line 61 as shown in FIG. 7 and a recording area 62 is included therein.
  • a horizontal data clock can be generated based on the vertical reference line 60, and the horizontal reference can be used. It is possible to create a vertical data clock based on line 61.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Optical Recording Or Reproduction (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Credit Cards Or The Like (AREA)

Abstract

Dispositif permettant de lire des données inscrites sur une carte optique à l'aide d'un capteur de lecture, la carte optique comprenant une région de données dans laquelle plusieurs pistes de données parallèles sont disposées le long d'une ligne de référence. Le dispositif comprend un organe de détection de ligne de référence qui produit un signal de position moyenne de lignes de référence et un organe générant une horloge de données qui sert de référence lorsque les bits de données sont en train d'être lus. L'organe de détection de ligne de référence comprend un circuit de détection de ligne de référence, un circuit de sortie produisant un signal de position moyenne de ligne de référence, un circuit comparateur de synchronisation qui reçoit le signal de sortie du circuit de détection de ligne de référence et le signal de sortie d'un circuit de sortie et compare ces deux signaux, ainsi qu'un circuit d'intégration qui intègre les signaux de sortie du circuit comparateur de synchronisation et produit un signal de sortie destiné audit circuit de sortie. L'organe de génération de base de temps des données comprend un circuit oscillateur permettant de générer des bases de temps d'une fréquence N fois plus élevée que celle des bases de temps de données générées, un circuit de division de fréquence recevant des signaux de position moyenne afin de diviser les bases de temps du circuit oscillateur par N en synchronisation avec lesdits signaux de position moyenne pour obtenir des bases de temps de données, un circuit de génération d'impulsions qui produit des impulsions en une position correspondant à une distance entre les lignes de référence de bases de temps de données, une position moyenne étant utilisée comme référence, un circuit comparateur de synchronisation qui compare la synchronisation d'un signal de détection d'une ligne de référence adjacente à la ligne de référence avec la synchronisation de ladite impulsion, et un circuit d'intégration qui intègre le signal de sortie du circuit comparateur de synchronisation et en alimente à nouveau le circuit oscillateur afin de régler la fréquence. Un tel dispositif servant à lire la carte optique de l'invention permet d'obtenir des bases de temps de données très précises sans qu'il soit nécessaire de régler par grossissement le système optique comme il était requis selon la technique antérieure.
PCT/JP1989/000954 1988-09-20 1989-09-20 Dispositif de lecture de donnees inscrites sur une carte optique Ceased WO1993013492A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US07/490,634 US5187698A (en) 1988-09-20 1989-09-20 Data reading apparatus for identifying position of data tracks

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP63/235522 1988-09-20
JP63235522A JPH071502B2 (ja) 1988-09-20 1988-09-20 光カードのデータ読取り装置

Publications (1)

Publication Number Publication Date
WO1993013492A1 true WO1993013492A1 (fr) 1993-07-08

Family

ID=16987223

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP1989/000954 Ceased WO1993013492A1 (fr) 1988-09-20 1989-09-20 Dispositif de lecture de donnees inscrites sur une carte optique

Country Status (2)

Country Link
JP (1) JPH071502B2 (fr)
WO (1) WO1993013492A1 (fr)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61168130A (ja) * 1985-01-21 1986-07-29 Sony Corp 光学カ−ドの読み取り装置
JPS61192075A (ja) * 1985-02-20 1986-08-26 Canon Inc 情報記録担体およびその再生方法
JPS61246930A (ja) * 1985-04-23 1986-11-04 Dainippon Printing Co Ltd 光デジタルデ−タの記録方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61168130A (ja) * 1985-01-21 1986-07-29 Sony Corp 光学カ−ドの読み取り装置
JPS61192075A (ja) * 1985-02-20 1986-08-26 Canon Inc 情報記録担体およびその再生方法
JPS61246930A (ja) * 1985-04-23 1986-11-04 Dainippon Printing Co Ltd 光デジタルデ−タの記録方法

Also Published As

Publication number Publication date
JPH071502B2 (ja) 1995-01-11
JPH0283679A (ja) 1990-03-23

Similar Documents

Publication Publication Date Title
KR920702143A (ko) 비디오 처리용 디스플레이 동기 타이밍 신호 발생 시스템
US6636090B2 (en) Phase-locked loop circuit outputting clock signal having fixed phase difference with respect to input clock signal
JP3555372B2 (ja) 同期処理回路
US4922118A (en) Apparatus for increasing number of scanning lines
US8184391B1 (en) Phase-adjustment of divided clock in disk head read circuit
JPH05502774A (ja) デジタル複合ビデオシステムにおける同期のための方法及び装置
US6097255A (en) Phase locked loop circuit for eliminating impulses in output data which tend to produce malfunctions
JPS5923926A (ja) フエ−ズ・ロツク・ル−プ回路
JPS648952B2 (fr)
US5187698A (en) Data reading apparatus for identifying position of data tracks
JP2800305B2 (ja) クロック発生回路
JPH0283679A (ja) 光カードのデータ読取り装置
JP3005495B2 (ja) Ｐｌｌ回路
JP2679032B2 (ja) ビデオデイスク再生装置
JP2517443B2 (ja) テレビカメラの同期回路
JPH114359A (ja) テレビジョン受像機
JP2508863B2 (ja) ペデスタルクランプ回路
JPS6174464A (ja) 垂直同期信号作成回路
KR100222991B1 (ko) 위상동기 제어기의 글리치 제거 방법 및 장치
JPS62110320A (ja) デジタルｐｌｌ回路
JPH05167439A (ja) 位相同期ループ回路
JP3050896B2 (ja) ハイビジョン受信機
JPH0552110B2 (fr)
JP2846858B2 (ja) ２次元／３次元映像変換装置
JPS59221091A (ja) クロツク位相ロツク方式

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): US