WO2007127403A2 - Horloge à cycle d'utilisation et à fréquence régulés - Google Patents

Horloge à cycle d'utilisation et à fréquence régulés Download PDF

Info

Publication number
WO2007127403A2
WO2007127403A2 PCT/US2007/010297 US2007010297W WO2007127403A2 WO 2007127403 A2 WO2007127403 A2 WO 2007127403A2 US 2007010297 W US2007010297 W US 2007010297W WO 2007127403 A2 WO2007127403 A2 WO 2007127403A2
Authority
WO
WIPO (PCT)
Prior art keywords
clock generator
generator circuit
clock
voltage
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2007/010297
Other languages
English (en)
Other versions
WO2007127403A3 (fr
Inventor
Ahmad B Dowlatabadi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Aivaka Inc
Original Assignee
Aivaka Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Aivaka Inc filed Critical Aivaka Inc
Priority to EP07756118A priority Critical patent/EP2021879A4/fr
Publication of WO2007127403A2 publication Critical patent/WO2007127403A2/fr
Publication of WO2007127403A3 publication Critical patent/WO2007127403A3/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G04—HOROLOGY
    • G04F—TIME-INTERVAL MEASURING
    • G04F5/00—Apparatus for producing preselected time intervals for use as timing standards
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/017—Adjustment of width or dutycycle of pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/023—Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback
    • H03K3/0231—Astable circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K4/00—Generating pulses having essentially a finite slope or stepped portions
    • H03K4/06—Generating pulses having essentially a finite slope or stepped portions having triangular shape
    • H03K4/08—Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K7/00—Modulating pulses with a continuously-variable modulating signal
    • H03K7/08—Duration or width modulation ; Duty cycle modulation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop

Definitions

  • This invention relates generally to creating clock signals for electronic equipment, and more particularly relates to creating clock signals where both the duty cycle and the frequency can be varied simultaneously.
  • Clocks are commonly used in various electronic systems and circuits to provide timing references. They are used in numerous integrated circuits (ICs) such as microprocessors and data converters, and typically are required in any communication or telecommunication systems. Many different methods exist for generating a clock signal. Oscillators in one form or another are typically used, and may for example include a Schmitt trigger and an RC network, or op amps or comparators with positive feedback, or a crystal which oscillates when a voltage is applied, with or without a phase-locked loop (or PLL). Likewise, a free-running ring oscillator might be used, typically constructed of an odd number of inverters or similar single gain stages. Each approach has its own advantages and drawbacks.
  • THigh is the duration of clock within a period T for which the clock is at logic 1
  • T LOW is the duration of clock within a period T for which the clock is at logic 0.
  • frequency of a clock can be controlled independent of its duty cycle and its duty cycle can be regulated separate from its frequency by various methods.
  • the prior art has not permitted simultaneous variation of both frequency and duty cycle, which permits, among other things, adjustment for operating conditions.
  • the present invention provides a power supply independent clock with controlled reference values to permits both frequency and duty cycle to be set simultaneously.
  • T H ig h and T LOW are controlled through the use of two voltage detectors, where reference voltages V ⁇ igh and VLO W are supplied to a control block to adjust frequency and duty cycle.
  • V ⁇ igh and V LOW are appropriately switched to cause the adjustment of frequency and duty cycle.
  • Figure 1 illustrates determination of clock cycle.
  • Figure 2 illustrates a clock circuit in accordance with the present invention.
  • Figure 3 is a timing diagram for the circuit of Figure 2.
  • Figure 4A shows an alternative embodiment using only one voltage detector.
  • Figure 4B is a timing diagram for the circuit of Figure 4 A.
  • Figure 5 is a timing diagram for the embodiment in Figure 2 when both detectors are active at all times.
  • Figure 6 shows a simplified block diagram of a common step-down switching power converter.
  • Figure 7 depicts one methods for deriving V ⁇ igh from two voltages V ⁇ D and VREF.
  • Figure 8 shows a graph of VHig h as a function of VDD-
  • Figure 9 illustrates one of many possible implementions of control block 30.
  • the present invention provides a power supply independent clock with controlled THigh and T ⁇ o w, which permits both frequency and duty cycle to be set simultaneously.
  • two voltages VLO W and V ⁇ igh are used to set the duty cycle of a clock signal CLK according to
  • Parameters ⁇ and ⁇ are two constant coefficients with units of second/volt (s/v).
  • the period of CLK is defined by
  • T TLOW + THigh — CXVLOW + ⁇ V ⁇ igh (4) and its frequency is obtained from
  • V LOW5 OC, and ⁇ can be set by various methods within a system (using digital or analog circuitries). Those skilled in the art will recognize that this permits both duty cycle and frequency to be varied simultaneously in the present invention, as discussed in greater detail hereinafter.
  • Voltages V ⁇ ig h and VL OW and coefficients ⁇ and ⁇ can be set to have constant values, which would result in a fixed clock frequency with a fixed duty cycle.
  • voltages V ⁇ igh and VL 0W5 and coefficients ⁇ and ⁇ can all have adjustable (and, in at least some embodiments, can be user defined) values that can be dependent upon, for example, temperature, power supply variations, or any other variable within the system, design or device that includes the clock.
  • a voltage V DD» indicated at 10 supplies a current I to a switch Sl, indicated at 15.
  • the switch Sl closes and connects V DD to a node V c , indicated at 20, in response to a control signal 25 which is supplied from Control Block 30 at times discussed hereinafter.
  • Control Block 30 can be implemented in a variety of ways; one example is shown in Figure 9.
  • the Control Block 30 also supplies as its output a clocking signal CLK indicated at 35. Connected between the node V 0 and ground is a capacitor C 5 indicated at 40. It will therefore be appreciated that the node V c represents the voltage across the capacitor C. A second switch, S2 indicated at 45, is connected across the capacitor C, and switch S2 closes in response to a second control signal, indicated at 50, from the Control Block 30 at times discussed hereinafter.
  • the node Vc supplies a positive input to a pair of detectors, indicated at
  • the negative input to the detector 55 is supplied by a voltage Vhig h
  • the negative input to the detector 60 is provided by a voltage Vi O w
  • the outputs of the detectors, V55 and Vgo, are supplied to the Control Block 30 and form the output clock signal.
  • the clock frequency, f is a constant value for a fixed current I, fixed value for capacitor C, and constant V ⁇ g h and V LOW
  • VHigh and V L0W3 the duty cycle and frequency of the clock can easily be manipulated by changing values of I or C in a design.
  • detectors 55 and 60 can be a voltage comparator, Schmitt trigger, an operational amplifier (that is operating in open loop or with little feedback to have a large gain) or any device capable of detecting voltage changes.
  • FIG. 4A shows an alternative method for implementing the current invention, in this case with only one voltage detector instead of two.
  • An embodiment of a circuit for implementing this approach is shown in Figure 4A, and Figure 4B shows the relevant signals.
  • Elements which are common with Figure 1 are assigned the same reference numerals.
  • switches SH and SL designated at 85 and 90, respectively, are added to the design in order to switch either " V ⁇ igh or V LOW to the detector 95, depending on the state
  • clock signal CLK (high or low).of clock signal CLK, which generates control signals 100 and 105, supplied to control SH and SL, respectively.
  • the output V b of detector 95 is supplied as the input to the control block 30.
  • this Figure shows a timing diagram of signals for the embodiment shown in Figure 2 when both detectors are active at all times.
  • FIG. 6 shows a simplified block diagram of a common step-down switching power converter where its output V 1 is less than input VD D (V I ⁇ V DD ). For this application, when CLK is at logic 1, switch Sl is conducting but switch S2 is open. And when CLK is at logic 0,
  • I L (T High V DD )/L (12) and can reach a large value which can be sufficient to damage the inductor. Or, it can create a large voltage spike on the capacitor C and can damage either capacitor C or any other device that might be connected to Vi .
  • V DD values to reduce the current in the inductor L to improve the reliability of the converter.
  • the reliability is an important issue primarily at the initial start-up phase when Vi «0.
  • T H ig h (which is the time for which Sl in Figure 6 is conducting) is set by design to be a function of the input voltage (V DD ) applied to the converter.
  • V DD input voltage
  • V High NV REF - MV DD (13)
  • V REF is a reference voltage within the system.
  • the goal is to create a relationship between V ⁇ igh and V DD such that VHigh (and THigh) is reduced as V DD is increased.
  • Figure 7 depicts one of the many possible methods of deriving V ⁇ gh from two voltages VDD and V R EF that can be used in this invention. Using the circuit depicted in Figure 7, the value of V ⁇ igh is calculated by
  • VHigh V REF (1+R2/R1) - VDD(R2/R1) (14)
  • Figure 8 shows a graph for value of V ⁇ g h as a function of V D D
  • the relationship shown in equation 11 or 12 can be derived from any other analog or digital scheme inside or outside a chip.
  • as least one goal is to lower the value of VHig h (and consequently T ⁇ g h which is called "on-time") inside the converter as the power supply voltage is increased.
  • the clock of the present invention is integrated into a larger system, and the value of V LO W is set by other circuits in the system to ensure proper regulation for the converter.
  • values of capacitor C and current I (depicted in Figure 2) are set so that the clock signal has a known frequency with a defined duty cycle.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Dc-Dc Converters (AREA)
  • Electrotherapy Devices (AREA)

Abstract

L'invention concerne une horloge à alimentation indépendante, comprenant Télevé (durée élevée) et Tfaible (durée faible), et w qui permet de mettre en place simultanément et indépendamment la fréquence et le cycle d'utilisation. Selon la mise en oeuvre, les valeurs de commande peuvent varier pour la fréquence et pour le cycle d'utilisation, en fonction de la détermination de l'utilisateur, ou elles peuvent dépendre de la température, des variations d'alimentation électrique, ou de toute autre variable à l'intérieur du système, de la conception ou du dispositif comprenant l'horloge.
PCT/US2007/010297 2006-04-26 2007-04-26 Horloge à cycle d'utilisation et à fréquence régulés Ceased WO2007127403A2 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP07756118A EP2021879A4 (fr) 2006-04-26 2007-04-26 Horloge à cycle d'utilisation et à fréquence régulés

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US79602106P 2006-04-26 2006-04-26
US60/796,021 2006-04-26

Publications (2)

Publication Number Publication Date
WO2007127403A2 true WO2007127403A2 (fr) 2007-11-08
WO2007127403A3 WO2007127403A3 (fr) 2008-06-05

Family

ID=38656226

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/010297 Ceased WO2007127403A2 (fr) 2006-04-26 2007-04-26 Horloge à cycle d'utilisation et à fréquence régulés

Country Status (3)

Country Link
US (1) US8264266B2 (fr)
EP (1) EP2021879A4 (fr)
WO (1) WO2007127403A2 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9116691B2 (en) * 2008-11-12 2015-08-25 Anagear B.V. Power supply management controller integrated circuit, power management circuit for electrically powered systems, and method of managing power to such systems
US9679509B2 (en) * 2014-05-01 2017-06-13 Samsung Display Co., Ltd. Positive feedback enhanced switching equalizer with output pole tuning
US10320376B2 (en) 2016-11-09 2019-06-11 Integrated Device Technology, Inc. Frequency divider with selectable frequency and duty cycle
US10715122B2 (en) * 2018-04-30 2020-07-14 Qualcomm Incorporated Voltage-controlled delay generator

Family Cites Families (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3477002A (en) * 1966-10-27 1969-11-04 Gen Motors Corp Electric drive motor logic control system
US3594649A (en) * 1969-02-14 1971-07-20 Minnesota Mining & Mfg Voltage-controlled oscillator
US3936715A (en) * 1974-08-09 1976-02-03 Edo-Aire Mitchell Industries, Inc. Electronic trim system
JPS54155080A (en) * 1978-05-27 1979-12-06 Citizen Watch Co Ltd Pace generator
US4743783A (en) * 1984-01-16 1988-05-10 National Semiconductor Corporation Pulse width modulator circuit for switching regulators
US5485077A (en) * 1993-08-09 1996-01-16 Aphex Systems, Ltd. Concentric servo voltage regulator utilizing an inner servo loop and an outer servo loop
EP0735677B1 (fr) 1995-03-31 1999-12-22 Co.Ri.M.Me. Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Circuit oscillateur ayant une fréquence d'oscillation indépendante de la tension d'alimentation
US5638031A (en) * 1996-01-29 1997-06-10 Sgs-Thomson Microelectronics, Inc. Precision oscillator circuit
JP3625572B2 (ja) * 1996-05-21 2005-03-02 富士通株式会社 発振回路及びそれを利用したｐｌｌ回路
JPH1098380A (ja) * 1996-09-24 1998-04-14 Mitsubishi Electric Corp Ｐｌｌ回路
JP3726852B2 (ja) * 1996-11-22 2005-12-14 セイコーエプソン株式会社 時計装置
US5912593A (en) * 1997-06-09 1999-06-15 Microchip Technology, Incorporated IC (current-capacitor) precision oscillator having frequency and duty cycle controls
JP4158285B2 (ja) * 1998-08-28 2008-10-01 株式会社デンソー 電気負荷の駆動装置
US6473457B1 (en) * 1999-05-07 2002-10-29 Motorola, Inc. Method and apparatus for producing a pulse width modulated signal
DE60020451T2 (de) * 1999-06-01 2005-10-13 Fujitsu Ltd., Kawasaki Komparatorschaltung
US6069807A (en) * 1999-09-15 2000-05-30 Lucent Technologies Inc. Compensation circuit method of operations thereof and converter employing the same
US6404290B1 (en) * 2000-11-10 2002-06-11 Marvell International, Ltd. Fast change charge pump having switchable boost function
JP2002369501A (ja) * 2001-06-05 2002-12-20 Sharp Corp 安定化電源装置
US6737845B2 (en) * 2001-06-21 2004-05-18 Champion Microelectronic Corp. Current inrush limiting and bleed resistor current inhibiting in a switching power converter
US6396716B1 (en) * 2001-09-20 2002-05-28 The University Of Hong Kong Apparatus for improving stability and dynamic response of half-bridge converter
JP2003264455A (ja) * 2002-03-07 2003-09-19 Matsushita Electric Ind Co Ltd 出力回路装置
JP3563066B2 (ja) * 2002-04-02 2004-09-08 ローム株式会社 電源装置及びそれを備えた携帯機器
DE10218097B4 (de) * 2002-04-23 2004-02-26 Infineon Technologies Ag Schaltungsanordnung zur Spannungsregelung
US6670796B2 (en) * 2002-05-24 2003-12-30 Anritsu Company Ultra fast and high efficiency inductive coil driver
US7940033B2 (en) * 2003-04-22 2011-05-10 Aivaka, Inc. Control loop for switching power converters
US6906499B2 (en) * 2003-06-27 2005-06-14 Seagate Technology Llc Current mode bang-bang controller in a switching voltage regulator
US7102338B2 (en) * 2003-10-23 2006-09-05 Intel Corporation Multi-sense voltage regulator
US7123105B2 (en) * 2003-12-19 2006-10-17 Infineon Technologies North American Corporation Oscillator with temperature control
DE102004037061B4 (de) * 2004-07-30 2011-02-17 Texas Instruments Deutschland Gmbh Hysterese-Gleichstromumrichter
US7138843B2 (en) * 2004-10-18 2006-11-21 Micrel, Incorporated Timer circuit with adaptive reference
US7157945B2 (en) * 2004-12-06 2007-01-02 Texas Instruments Incorporated Window comparator and method of providing a window comparator function
JP2006226992A (ja) * 2005-01-21 2006-08-31 Sanyo Electric Co Ltd 電圧−周波数変換装置、電圧−周波数変換装置の基準電圧変更方法
JP4901720B2 (ja) * 2005-02-08 2012-03-21 ローム株式会社 磁気センサ回路、及び、その磁気センサ回路を有する携帯端末
JP4347249B2 (ja) * 2005-03-31 2009-10-21 富士通マイクロエレクトロニクス株式会社 Ｄｃ−ｄｃコンバータ、ｄｃ−ｄｃコンバータの制御回路、及びｄｃ−ｄｃコンバータの制御方法
US7208919B2 (en) * 2005-05-17 2007-04-24 Sigmatel, Inc. Method and apparatus for digitally regulating an output voltage using noise-shaped component selection
US7265523B2 (en) * 2005-10-24 2007-09-04 Aivaka Control loop for switching power converters
JP4816508B2 (ja) * 2007-03-02 2011-11-16 ヤマハ株式会社 Δς型ａｄ変換器およびｄ級アンプ並びにｄｃ−ｄｃ変換器

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
None
See also references of EP2021879A4

Also Published As

Publication number Publication date
EP2021879A4 (fr) 2010-04-28
WO2007127403A3 (fr) 2008-06-05
US20070262826A1 (en) 2007-11-15
EP2021879A2 (fr) 2009-02-11
US8264266B2 (en) 2012-09-11

Similar Documents

Publication Publication Date Title
JP3981110B2 (ja) マルチ位相合成リプル電圧レギュレータの同期
US8164391B2 (en) Synchronization of multiple high frequency switching power converters in an integrated circuit
JP4409673B2 (ja) スイッチングレギュレータにおけるタイミングおよびスロープ補償を制御するための回路および方法
US6930520B2 (en) High bandwidth feed-forward oscillator
KR100985008B1 (ko) 용량성 전하 펌프
US20100246219A1 (en) Applying Charge Pump To Realize Frequency Jitter For Switched Mode Power Controller
US7368959B1 (en) Voltage regulator with synchronized phase shift
US20060208718A1 (en) Step-up/down dc-dc converter
US5912574A (en) Dual loop PLL with secondary loop to achieve 50% duty cycle
EP2520022A1 (fr) Circuit oscillateur stable en température à rétroaction fréquence-courant
US11177738B1 (en) Digital on-time generation for buck converter
WO2004107576A1 (fr) Oscillateur de relaxation presentant une compensation de retard de propagation pour une amelioration de linearite et une frequence maximale
JP2011078054A (ja) 電流源、電子機器および集積回路
CN117713755A (zh) Rc张弛振荡器电路
US9548656B1 (en) Low voltage ripple charge pump with shared capacitor oscillator
US8264266B2 (en) Clock with regulated duty cycle and frequency
US6094039A (en) Switching controller chip operable in selected ones of multiple power switch setting modes
KR101208565B1 (ko) 높은 개시 이득과 함께 위상 노이즈 및 지터를 줄일 수 있는 전압 제어 발진기 및 그 방법
US7317362B2 (en) Oscillator circuit and oscillation control method
US12339685B2 (en) Method and circuits to provide higher supply voltage for analog components from lower supply voltages
US9531355B1 (en) Clock phase shift circuit
JPH09285109A (ja) 半導体装置
US11581851B2 (en) Relaxation oscillator that samples voltage difference between voltages generated by resistor-capacitor charging and discharging for controlling output clock frequency of controllable oscillator and associated relaxation oscillation method
US7627072B2 (en) Frequency-to-current converter
US6924632B2 (en) Frequency/signal converter and switching regulator having such a converter

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07756118

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2007756118

Country of ref document: EP