WO2012152307A1 - Bauelementträgerverbund mit einer bauelementträgerbereiche abtrennenden grabenstruktur und verfahren zur herstellung einer mehrzahl von bauelementträgerbereichen - Google Patents
Bauelementträgerverbund mit einer bauelementträgerbereiche abtrennenden grabenstruktur und verfahren zur herstellung einer mehrzahl von bauelementträgerbereichen Download PDFInfo
- Publication number
- WO2012152307A1 WO2012152307A1 PCT/EP2011/057334 EP2011057334W WO2012152307A1 WO 2012152307 A1 WO2012152307 A1 WO 2012152307A1 EP 2011057334 W EP2011057334 W EP 2011057334W WO 2012152307 A1 WO2012152307 A1 WO 2012152307A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- component carrier
- trench structure
- carrier
- regions
- carrier body
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23Q—DETAILS, COMPONENTS, OR ACCESSORIES FOR MACHINE TOOLS, e.g. ARRANGEMENTS FOR COPYING OR CONTROLLING; MACHINE TOOLS IN GENERAL CHARACTERISED BY THE CONSTRUCTION OF PARTICULAR DETAILS OR COMPONENTS; COMBINATIONS OR ASSOCIATIONS OF METAL-WORKING MACHINES, NOT DIRECTED TO A PARTICULAR RESULT
- B23Q3/00—Devices holding, supporting, or positioning work or tools, of a kind normally removable from the machine
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
- H10H20/8502—Surface mount technology [SMT] type packages
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
- H10H20/8508—Package substrates, e.g. submounts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/60—Wet etching
- H10P50/64—Wet etching of semiconductor materials
- H10P50/642—Chemical etching
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7402—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/0198—Manufacture or treatment batch processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
- H10H20/8506—Containers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P54/00—Cutting or separating of wafers, substrates or parts of devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7416—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
- H10P72/7418—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used during dicing or grinding of passive members, e.g. a chip mounting substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
- H10P74/20—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by the properties tested or measured, e.g. structural or electrical properties
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
Definitions
- the present application relates to a
- Component carrier composite with a plurality of
- Device carrier areas and a method for producing a plurality of component carrier areas.
- Optoelectronic semiconductor chips are often mounted on component carriers for further processing.
- Such component carriers can be carried out, for example, as a ceramic carrier. With such device carriers high accuracy requirements, such as the squareness of the side surfaces, but difficult to meet.
- An object is to simplify the formation of device carriers that meet high accuracy requirements. Furthermore, a method is to be specified, which the
- a component carrier assembly has a plurality of component carrier areas, which are suitable for the attachment of preferably optoelectronic
- Component carrier composite has a carrier body with a first major surface.
- the carrier body is on the part of the first main surface of a trench structure along along a first direction, preferably parallel to each other
- first trenches define the component carrier areas in a direction transverse to the trenches second direction.
- Carrier body is formed a coating, so that the component carrier areas each have an at least partially coated first major surface of the carrier body and an at least partially coated side surface of
- a carrier body having a first main area and a second main area opposite the first main area is provided for component carrier areas.
- a trench structure is formed in the support body by the first main surface, wherein the
- a coating is formed that at least partially the first major surface and at least
- the carrier body is thinned on the part of the second main surface in such a way that the trench structure is at least partially in an oblique or perpendicular to the first main surface
- component carrier composite particularly suitable.
- the features described below in connection with the component carrier assembly can therefore also be used for the method and vice versa.
- the trench structure is formed according to an embodiment by means of a chemical, in particular dry chemical, method or by erosion.
- a chemical, in particular dry chemical, method or by erosion In particular, reactive deep ion etching (DRIE) or a method based thereon, such as, for example, Advanced Silicon Etching (ASE), is suitable as the dry chemical method.
- DRIE reactive deep ion etching
- ASE Advanced Silicon Etching
- Trenches that can have a great depth compared to their width Trenches that can have a great depth compared to their width.
- Component carrier area is thus already formed when forming the trench structure.
- An angle of the side surface is very precisely adjustable when forming the trench structure, so that, for example, trenches with a side surface perpendicular to the first main surface with very high accuracy
- the carrier body is preferably based on a
- silicon is particularly suitable because of its cost-effective and large-scale availability. But it can be another
- Semiconductor material such as gallium arsenide or
- Germanium find application.
- Coating is a fixed on the first main surface Semiconductor device in a simple manner electrically contacted.
- the coating can also
- the side surfaces of the component carrier area at least partially or completely cover.
- Carrier body is thus fully provided with the coating.
- the coating is formed by means of a coating source, wherein a main coating direction of the coating source is inclined to a normal on the first main surface.
- Forming the coating of at least one side surface of the device carrier regions is thus simplified.
- the carrier body can be rotated with respect to the normal to the first main surface.
- the first trenches extend only in regions over the carrier body along the first direction. In other words, the extension of the carrier body along the first direction.
- the carrier body is formed contiguous. All component carrier areas can thus be in a common, mechanically stable
- Component carrier composite can be provided.
- component carrier regions arranged adjacently along the second direction are separated from one another by one of the first trenches in the continuous carrier body.
- two or more, in particular all, side faces of the carrier body may be formed during the formation of the trench structure.
- An additional separating step for separating the component carrier composite into component carrier regions can be dispensed with.
- Component carrier areas on a common subcarrier such as an adhesive film, arranged and separated by means of the trench structure.
- Component carrier areas are thus present in isolated form, for example in the form of a matrix, on the auxiliary carrier.
- Component carriers which are present as bulk material, simplified.
- the trench structure is formed in a lattice shape, so that the carrier body is singulated during thinning into separate component carrier regions.
- the component carrier areas in this case thus represent isolated component carriers for their production in addition to forming the trench structure and thinning, no further singulation step is required.
- the trench structure is formed strip-shaped and the
- Carrier body is when thinning in a plurality of
- Component carrier strip each having a plurality of
- Component carrier areas of a component carrier strip can subsequently be separated into component carriers in a further singulation step.
- the singulation can take place before or after the attachment of semiconductor components to the component carriers.
- a mechanical singulation method such as sawing, splitting or breaking, or a laser separation method is suitable.
- the trench structure only strips in regions
- the component carrier has a continuous carrier body with which a plurality of component carrier regions is formed.
- components are mounted on component carrier areas before the
- Component carrier areas are separated from the component carrier composite in component carrier.
- Component carrier composite done.
- the components are functional or already fail after a very short operation.
- the components are in
- Component carrier interconnected interconnected electrically such that a plurality of components can be operated electrically simultaneously.
- Figures 1A and 1B a first embodiment of a component carrier assembly in a schematic
- FIGS. 2A and 2B a second embodiment of a component carrier assembly in a schematic
- FIGS. 3A and 3B a third embodiment of a component carrier assembly in a schematic
- FIGS. 4A to 4F an embodiment of a
- FIGS. 5A and 5B show a second exemplary embodiment of a method for producing
- Sectional view illustrated intermediate steps.
- Component carrier composite 1 is shown in FIGS.
- Component carrier composite has a carrier body 2, which may be designed, for example, as a semiconductor wafer.
- the carrier body 2 is preferably based on a
- Semiconductor material in particular silicon. Deviating from this, it is also possible to use another semiconductor material, for example gallium arsenide or germanium.
- the carrier body In a vertical direction perpendicular to a main extension plane of the carrier body 2, the carrier body extends between a first main face 21 and a second main face 22. On the side of the first main face 21 is a trench structure 3 with mutually parallel first trenches 31 formed. The first trenches 31 extend along a first direction. In the vertical direction, the first trenches extend completely through the
- the first trenches 31 extend only in regions over the carrier body 2, so that the carrier body 2 is formed in a continuous manner despite the first trenches 31. In other words, the carrier body 2 is formed in one piece.
- Component carrier areas 10 are shown. Along a second direction running perpendicular to the first direction, two adjacent component carrier regions 10 are separated from one another by a first trench 31. Along the second direction a separating line 8 is shown. Along this line, adjacent device carrier regions 10 can be singulated along the first direction.
- Singling can be done, for example, mechanically, for example by means of splitting, breaking or sawing. Also a
- each component carrier region has two side surfaces 5, which are formed by the trench structure 3 and two respective perpendicular or at least transversely thereto side surfaces, which only when separating the
- Component carrier composite 1 arise in component carrier.
- side surfaces 5 are formed, which delimit the carrier bodies 2 of the component carrier regions 10 along the second direction.
- a coating 4 is formed on the support bodies 2, a coating 4 is formed.
- the coating 4 extends in regions on the first main surface 21 and on the second side surface 5.
- the second main surface 22 the carrier body 2 is free of material for the coating 4th
- the component carrier areas 10 are each for the
- Attachment of at least one semiconductor component for example an optoelectronic semiconductor chip, such as an LED or a laser diode, on the part of the first
- the coating 4 is provided.
- Component carrier composite 1 attached semiconductor devices are electrically contacted together.
- the coating 4 extends in strips along the first direction over a plurality of component carrier regions 10.
- Semiconductor components attached to the component carrier assembly can be put into operation, in particular together.
- semiconductor components can be easily determined and selected, which are not functional, already fail after a relatively short period of operation or predetermined electronic or
- Component carrier areas 10 are separated along the separation line 8. When singulating, therefore, the electrical connection between adjacent component carrier areas is severed.
- Component carrier composite component carrier forth where semiconductor devices are already attached.
- a further coating for example a solder layer, may be formed on the coating 4 (not explicitly shown in FIGS. 1A and 1B).
- the design of the coating 4 is freely variable within wide limits.
- the coating may also be unstructured and completely over the first
- Main surface 21 of the support body 2 extend. Furthermore, the coating 4 may also be formed so that only one side surface 5 is covered by the coating 4 at least partially.
- the coating can also be multilayered
- At least one layer of the coating 4 contains a metal, for example copper, gold, silver, aluminum, platinum, titanium or tungsten, or a metallic alloy with at least one of the mentioned
- Figures 1A and 1B described first embodiment.
- the component carrier composite has strip-shaped regions 15, which by means of the first
- Trenches 31 of the trench structure 3 are formed.
- the first trenches 31 extend along the first direction
- the strip-shaped regions, each with a plurality of component carrier regions 10, are present separately from one another.
- the strip-shaped regions 15 are arranged on a common subcarrier 6.
- a film in particular a self-adhesive film, is suitable for the auxiliary carrier 6.
- the component carrier regions 10 can be singulated on the strip-shaped regions 15 before or after the attachment of semiconductor components along singulation lines 8.
- Trench structure 3 along the second direction extending second trenches 32.
- the carrier bodies 2 of the individual component carrier regions 10 are therefore completely separated from one another and are located on an auxiliary carrier 6 for further processing, for example the assembly with semiconductor components.
- the auxiliary carrier 6 By means of the auxiliary carrier 6, the component carrier regions 10 in a regular structure, for example in matrix form, arranged side by side. In comparison to component carriers which are present as bulk material, the assembly with semiconductor components, for example by means of a pick-and-place method, is simplified.
- the side surfaces 5 of the individual carrier bodies 2 of the component carrier regions 10 are provided on all sides with a coating 4.
- the coating 4 can also be applied to only one
- the further coating 7 may, for example, as a
- the further coating 7 may contain gold, indium, tin or silver.
- a metallic alloy with at least one of the mentioned materials, for example a gold-tin alloy, can also be used.
- FIGS. 4A to 4F are each schematically illustrated in FIG.
- the component carrier assembly can be designed as described in connection with FIGS. 1A to 3C.
- a carrier body 2 extending in a vertical direction between a first main surface 21 and a second one
- Main surface 22 extends is provided ( Figure 4A).
- a trench structure 3 having a plurality of first trenches 31 is formed on the side of the first main face 21, a trench structure 3 having a plurality of first trenches 31 is formed. The first trenches 31 do not extend completely through the carrier body 2 in the vertical direction.
- the formation of the trench structure is preferably carried out
- an erosion method can also be used.
- Coating source formed a coating 4.
- the arrows 9 illustrate a main coating direction of the coating source.
- the main coating direction is formed obliquely to a normal to the first main surface 21.
- a coating of side surfaces 5 of the coating source is formed obliquely to a normal to the first main surface 21.
- Trench structure 3 is simplified.
- a sputtering process or vapor deposition can be used for the coating.
- the coating 4 can be structured
- a further coating 7 can be applied to the coating 4.
- Coating 7 can be associated with a
- Screen printing process can be applied.
- a structured application of the further coating can be realized in a simple and cost-effective manner.
- the carrier body 2 is fastened on the part of the first main surface 21 to a temporary carrier 65 (FIG. 4D).
- a temporary carrier 65 for example, a film is suitable for the temporary carrier 65.
- a rigid carrier can be used.
- the carrier body 2 is thinned at least so far that the trench structure 3 extends completely through the carrier body in the vertical direction (FIG. 4E).
- the thinning can for example be done mechanically, for example by means of grinding, lapping or polishing.
- an auxiliary carrier 6 can be applied by the second main surface 22.
- the temporary carrier 65 can subsequently be detached.
- the trench structure as in
- the carrier body 2 is continuous even after thinning, so that the auxiliary carrier 6 can also be dispensed with.
- the support body 2 is rotated during the coating with respect to its normal, so that the coating 4 can cover all side surfaces 5 of the trench structure 3.
- the completed component carrier regions 10 are shown in FIG. 5B.
- component carriers can be produced in a simple and reliable manner, in which case at least one side surface already arises during the formation of the trench structure.
- an inclination angle is the
- the angle of inclination to the first main surface 21 is 90 ° with a deviation of at most +/- 5 °.
- a different angle of 90 ° in particular an angle between 10 ° inclusive and 85 ° inclusive, for example 45 ° may be expedient.
- the device carrier regions 10 can be provided in a simple manner in a component carrier assembly, so that the assembly with semiconductor devices and
Landscapes
- Engineering & Computer Science (AREA)
- Mechanical Engineering (AREA)
- Dicing (AREA)
- Led Device Packages (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Abstract
Description
Claims
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201180070672.4A CN103503175B (zh) | 2011-05-06 | 2011-05-06 | 具有分隔器件载体区域的沟槽结构的器件载体复合结构与用于制造多个器件载体区域的方法 |
| JP2014509608A JP5805306B2 (ja) | 2011-05-06 | 2011-05-06 | 複数の構成素子支持領域を分離する溝構造を備えている構成素子支持体結合体及び複数の構成素子支持体領域の製造方法 |
| US14/115,854 US9623527B2 (en) | 2011-05-06 | 2011-05-06 | Component carrier assembly having a trench structure which separates component carrier regions, and method for producing a plurality of component carrier regions |
| PCT/EP2011/057334 WO2012152307A1 (de) | 2011-05-06 | 2011-05-06 | Bauelementträgerverbund mit einer bauelementträgerbereiche abtrennenden grabenstruktur und verfahren zur herstellung einer mehrzahl von bauelementträgerbereichen |
| DE112011105215.4T DE112011105215B4 (de) | 2011-05-06 | 2011-05-06 | Bauelementträgerverbund und Verfahren zur Herstellung einer Mehrzahl von Bauelementträgerbereichen |
| TW101115749A TWI597820B (zh) | 2011-05-06 | 2012-05-03 | 組件載體複合物及用於製造複數個組件載體區域的方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/EP2011/057334 WO2012152307A1 (de) | 2011-05-06 | 2011-05-06 | Bauelementträgerverbund mit einer bauelementträgerbereiche abtrennenden grabenstruktur und verfahren zur herstellung einer mehrzahl von bauelementträgerbereichen |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2012152307A1 true WO2012152307A1 (de) | 2012-11-15 |
Family
ID=44119005
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/EP2011/057334 Ceased WO2012152307A1 (de) | 2011-05-06 | 2011-05-06 | Bauelementträgerverbund mit einer bauelementträgerbereiche abtrennenden grabenstruktur und verfahren zur herstellung einer mehrzahl von bauelementträgerbereichen |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US9623527B2 (de) |
| JP (1) | JP5805306B2 (de) |
| CN (1) | CN103503175B (de) |
| DE (1) | DE112011105215B4 (de) |
| TW (1) | TWI597820B (de) |
| WO (1) | WO2012152307A1 (de) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102014101492A1 (de) * | 2014-02-06 | 2015-08-06 | Osram Opto Semiconductors Gmbh | Optoelektronisches Halbleiterbauelement |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102017117135A1 (de) | 2017-07-28 | 2019-01-31 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung einer Mehrzahl von Laserdioden und Laserdiode |
| GB2609636B (en) * | 2021-08-11 | 2024-10-30 | Ligentec Sa | Stress-relief structure for photonic integrated circuits |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02244689A (ja) * | 1989-03-16 | 1990-09-28 | Fuji Electric Co Ltd | 半導体レーザ素子放熱体のサブマウントの製造方法 |
| JPH04150086A (ja) * | 1990-10-12 | 1992-05-22 | Nec Corp | レーザーダイオード用ヒートシンク |
| JPH08330672A (ja) * | 1995-05-31 | 1996-12-13 | Nec Corp | 半導体レーザ装置 |
| JP2002094123A (ja) * | 2000-09-14 | 2002-03-29 | Citizen Electronics Co Ltd | 表面実装型発光ダイオード及びその製造方法 |
| EP1749794A2 (de) * | 2005-08-01 | 2007-02-07 | Shinko Electric Industries Co., Ltd. | Gehäusestruktur für elektronische Bauteile und dessen Herstellungsverfahren |
| JP2008034585A (ja) * | 2006-07-28 | 2008-02-14 | Kyocera Corp | サブマウント、半導体レーザ装置およびサブマウントの製造方法 |
Family Cites Families (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02163955A (ja) | 1988-12-17 | 1990-06-25 | Tekunisuko:Kk | 被覆型ヒートシンク及びその製造方法 |
| US4990462A (en) * | 1989-04-12 | 1991-02-05 | Advanced Micro Devices, Inc. | Method for coplanar integration of semiconductor ic devices |
| DE69311478T2 (de) | 1992-09-07 | 1998-01-02 | Philips Electronics Nv | Verfahren zur Herstellung eines blockförmigen Trägerkörpers für eine Halbleiterkomponente |
| TW277139B (de) * | 1993-09-16 | 1996-06-01 | Hitachi Seisakusyo Kk | |
| US6113702A (en) * | 1995-09-01 | 2000-09-05 | Asm America, Inc. | Wafer support system |
| JP2001085361A (ja) * | 1999-09-10 | 2001-03-30 | Oki Electric Ind Co Ltd | 半導体装置およびその製造方法 |
| US6234440B1 (en) * | 1999-10-28 | 2001-05-22 | Eugene N. Boney | Cornice installation support system |
| JP4403631B2 (ja) * | 2000-04-24 | 2010-01-27 | ソニー株式会社 | チップ状電子部品の製造方法、並びにその製造に用いる擬似ウエーハの製造方法 |
| US6544340B2 (en) * | 2000-12-08 | 2003-04-08 | Applied Materials, Inc. | Heater with detachable ceramic top plate |
| SG102639A1 (en) * | 2001-10-08 | 2004-03-26 | Micron Technology Inc | Apparatus and method for packing circuits |
| KR20030047341A (ko) * | 2001-12-10 | 2003-06-18 | 삼성전자주식회사 | 이온주입장치의 정전척 |
| US6827815B2 (en) * | 2002-01-15 | 2004-12-07 | Applied Materials, Inc. | Showerhead assembly for a processing chamber |
| US7138014B2 (en) * | 2002-01-28 | 2006-11-21 | Applied Materials, Inc. | Electroless deposition apparatus |
| US6608370B1 (en) * | 2002-01-28 | 2003-08-19 | Motorola, Inc. | Semiconductor wafer having a thin die and tethers and methods of making the same |
| US6881610B2 (en) * | 2003-01-02 | 2005-04-19 | Intel Corporation | Method and apparatus for preparing a plurality of dice in wafers |
| SG119185A1 (en) * | 2003-05-06 | 2006-02-28 | Micron Technology Inc | Method for packaging circuits and packaged circuits |
| US7129114B2 (en) * | 2004-03-10 | 2006-10-31 | Micron Technology, Inc. | Methods relating to singulating semiconductor wafers and wafer scale assemblies |
| JP2006261482A (ja) | 2005-03-18 | 2006-09-28 | Mitsui Chemicals Inc | 半導体ウェハ表面保護フィルム及び該保護フィルムを用いる半導体ウェハの保護方法 |
| DE602005013084D1 (de) * | 2005-09-15 | 2009-04-16 | Infineon Technologies Ag | Elektromagnetische Abschirmung von Gehäusen mit einem Laminatsubstrat |
| US8512581B2 (en) * | 2006-10-09 | 2013-08-20 | Solexel, Inc. | Methods for liquid transfer coating of three-dimensional substrates |
| KR101645043B1 (ko) * | 2007-10-31 | 2016-08-02 | 램 리써치 코포레이션 | 플라즈마 프로세싱 챔버, 플라즈마 프로세싱 콤포넌트 및 플라즈마 식각 챔버 프로세싱 콤포넌트 제조 방법 |
| US7972444B2 (en) * | 2007-11-07 | 2011-07-05 | Mattson Technology, Inc. | Workpiece support with fluid zones for temperature control |
| CN101994925A (zh) | 2009-08-13 | 2011-03-30 | 台湾伊必艾科技有限公司 | 表面粘着型发光元件结构及制法 |
| US8541262B2 (en) * | 2010-09-02 | 2013-09-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Die edge contacts for semiconductor devices |
| TWI450345B (zh) * | 2010-11-03 | 2014-08-21 | 精材科技股份有限公司 | 晶片封裝體及其形成方法 |
| JP5787526B2 (ja) * | 2011-01-17 | 2015-09-30 | イビデン株式会社 | 電子部品位置決め用治具 |
| JP2016039186A (ja) * | 2014-08-05 | 2016-03-22 | 株式会社ディスコ | ウエーハの加工方法 |
-
2011
- 2011-05-06 JP JP2014509608A patent/JP5805306B2/ja active Active
- 2011-05-06 CN CN201180070672.4A patent/CN103503175B/zh active Active
- 2011-05-06 WO PCT/EP2011/057334 patent/WO2012152307A1/de not_active Ceased
- 2011-05-06 DE DE112011105215.4T patent/DE112011105215B4/de active Active
- 2011-05-06 US US14/115,854 patent/US9623527B2/en active Active
-
2012
- 2012-05-03 TW TW101115749A patent/TWI597820B/zh not_active IP Right Cessation
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02244689A (ja) * | 1989-03-16 | 1990-09-28 | Fuji Electric Co Ltd | 半導体レーザ素子放熱体のサブマウントの製造方法 |
| JPH04150086A (ja) * | 1990-10-12 | 1992-05-22 | Nec Corp | レーザーダイオード用ヒートシンク |
| JPH08330672A (ja) * | 1995-05-31 | 1996-12-13 | Nec Corp | 半導体レーザ装置 |
| JP2002094123A (ja) * | 2000-09-14 | 2002-03-29 | Citizen Electronics Co Ltd | 表面実装型発光ダイオード及びその製造方法 |
| EP1749794A2 (de) * | 2005-08-01 | 2007-02-07 | Shinko Electric Industries Co., Ltd. | Gehäusestruktur für elektronische Bauteile und dessen Herstellungsverfahren |
| JP2008034585A (ja) * | 2006-07-28 | 2008-02-14 | Kyocera Corp | サブマウント、半導体レーザ装置およびサブマウントの製造方法 |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102014101492A1 (de) * | 2014-02-06 | 2015-08-06 | Osram Opto Semiconductors Gmbh | Optoelektronisches Halbleiterbauelement |
| US9780265B2 (en) | 2014-02-06 | 2017-10-03 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor component |
Also Published As
| Publication number | Publication date |
|---|---|
| US20140145391A1 (en) | 2014-05-29 |
| DE112011105215B4 (de) | 2024-09-26 |
| CN103503175B (zh) | 2016-05-25 |
| JP5805306B2 (ja) | 2015-11-04 |
| TWI597820B (zh) | 2017-09-01 |
| JP2014519699A (ja) | 2014-08-14 |
| DE112011105215A5 (de) | 2014-05-15 |
| CN103503175A (zh) | 2014-01-08 |
| US9623527B2 (en) | 2017-04-18 |
| TW201304120A (zh) | 2013-01-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE102016117562B4 (de) | Halbleiterchip mit strukturierten seitenwänden und verfahren zu seiner herstellung | |
| DE102004052921A1 (de) | Verfahren zur Herstellung von Halbleiterbauelementen mit externen Kontaktierungen | |
| DE102011055224B4 (de) | Verfahren zum Herstellen eines Halbleiterchips und ein Halbleiterchip | |
| DE102014114517B4 (de) | Verfahren zum Bearbeiten eines Wafers | |
| DE102018210393B4 (de) | Bearbeitungsverfahren für ein Substrat | |
| DE2511925A1 (de) | Verfahren zum herstellen einer vielzahl von halbleiterbauteilen | |
| DE112020005737T5 (de) | Verfahren zur Herstellung eines Funktionschips, der geeignet ist, mit Drahtelementen zusammengebaut zu werden | |
| DE112013001641T5 (de) | Solarzelle und Verfahren zum Herstellen einer Solarzelle | |
| DE102015111492B4 (de) | Bauelemente und Verfahren zur Herstellung von Bauelementen | |
| EP2013917A1 (de) | Strahlungsemittierender halbleiterkörper mit trägersubstrat und verfahren zur herstellung eines solchen | |
| DE102015102579B4 (de) | Halbleitervorrichtungen und Verfahren zur Ausbildung davon | |
| DE102014112750A1 (de) | Verfahren zur Herstellung eines optoelektronischen Halbleiterbauteils und optoelektronisches Halbleiterbauteil | |
| WO2011104097A1 (de) | Verfahren zum herstellen einer mehrzahl von optoelektronischen halbleiterchips | |
| DE102013221788B4 (de) | Verfahren zum Herstellen eines Kontaktelements und eines optoelektronischen Bauelements | |
| DE102014100772A1 (de) | Verfahren zur Herstellung von optoelektronischen Halbleiterbauelementen und optoelektronisches Halbleiterbauelement | |
| DE102015214228A1 (de) | Verfahren zur Herstellung eines Bauelements und ein Bauelement | |
| DE112011105215B4 (de) | Bauelementträgerverbund und Verfahren zur Herstellung einer Mehrzahl von Bauelementträgerbereichen | |
| DE112016000371B4 (de) | Verfahren zur Herstellung einer Mehrzahl von Halbleiterchips und Halbleiterchip | |
| EP1522095B1 (de) | Verfahren zur herstellung eines bauelementes mit tiefliegenden anschlussflächen | |
| DE102011018295B4 (de) | Verfahren zum Schneiden eines Trägers für elektrische Bauelemente | |
| DE102015114579B4 (de) | Halbleiterchip | |
| WO2012113648A1 (de) | Verfahren zur herstellung einer vielzahl optoelektronischer halbleiterchips | |
| WO2021023577A1 (de) | Verfahren zur vereinzelung von bauteilen aus einem bauteilverbund sowie bauteil | |
| DE102013107971A1 (de) | Optoelektronischer Halbleiterchip, Halbleiterbauelement und Verfahren zur Herstellung von optoelektronischen Halbleiterchips | |
| WO2016198620A1 (de) | Verfahren zur herstellung von optoelektronischen konversions-halbleiterchips und verbund von konversions-halbleiterchips |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 11721011 Country of ref document: EP Kind code of ref document: A1 |
|
| ENP | Entry into the national phase |
Ref document number: 2014509608 Country of ref document: JP Kind code of ref document: A |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 112011105215 Country of ref document: DE Ref document number: 1120111052154 Country of ref document: DE |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 14115854 Country of ref document: US |
|
| REG | Reference to national code |
Ref country code: DE Ref legal event code: R225 Ref document number: 112011105215 Country of ref document: DE Effective date: 20140515 |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 11721011 Country of ref document: EP Kind code of ref document: A1 |