YU137588A - Digital time extractor of phase locked loop for bipolar signals - Google Patents

Digital time extractor of phase locked loop for bipolar signals

Info

Publication number
YU137588A
YU137588A YU01375/88A YU137588A YU137588A YU 137588 A YU137588 A YU 137588A YU 01375/88 A YU01375/88 A YU 01375/88A YU 137588 A YU137588 A YU 137588A YU 137588 A YU137588 A YU 137588A
Authority
YU
Yugoslavia
Prior art keywords
signal
locked loop
phase locked
digital time
bipolar signals
Prior art date
Application number
YU01375/88A
Other languages
English (en)
Inventor
M Raucci
Original Assignee
Sits Soc It Telecom Siemens
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sits Soc It Telecom Siemens filed Critical Sits Soc It Telecom Siemens
Publication of YU137588A publication Critical patent/YU137588A/xx

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
YU01375/88A 1987-07-30 1988-07-15 Digital time extractor of phase locked loop for bipolar signals YU137588A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT21527/87A IT1222405B (it) 1987-07-30 1987-07-30 Estrattore digitale di segnale orologio con aggancio e correzione di fase per segnali bipolari

Publications (1)

Publication Number Publication Date
YU137588A true YU137588A (en) 1991-02-28

Family

ID=11183130

Family Applications (1)

Application Number Title Priority Date Filing Date
YU01375/88A YU137588A (en) 1987-07-30 1988-07-15 Digital time extractor of phase locked loop for bipolar signals

Country Status (9)

Country Link
US (1) US4852124A (de)
EP (1) EP0301616B1 (de)
AT (1) ATE104490T1 (de)
AU (1) AU606963B2 (de)
DE (1) DE3889028T2 (de)
ES (1) ES2051293T3 (de)
IT (1) IT1222405B (de)
NO (1) NO173529C (de)
YU (1) YU137588A (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3818843A1 (de) * 1988-06-03 1989-12-07 Standard Elektrik Lorenz Ag Verfahren und schaltungsanordnung zur rueckgewinnung eines bittaktes aus einem empfangenen digitalen nachrichtensignal
US5086435A (en) * 1988-10-17 1992-02-04 Rockwell International Corporation Method and apparatus for detecting signals on digital data systems
US5016259A (en) * 1989-03-03 1991-05-14 The Grass Valley Group, Inc. Low jitter DDFS FSK modulator
US5193087A (en) * 1990-05-16 1993-03-09 Tadiran, Ltd. Electronic digital cross-connect system having bipolar violation transparency
US5197086A (en) * 1990-12-28 1993-03-23 International Business Machines Corporation High speed digital clock synchronizer
US5208833A (en) * 1991-04-08 1993-05-04 Motorola, Inc. Multi-level symbol synchronizer
JP3347848B2 (ja) * 1993-11-08 2002-11-20 株式会社ゼネラル リサーチ オブ エレクトロニックス 多値信号復号回路
US5541967A (en) * 1994-03-09 1996-07-30 National Semiconductor Corporation Fast symbol synchronization for use in conditioning a receiving modem
US6182237B1 (en) * 1998-08-31 2001-01-30 International Business Machines Corporation System and method for detecting phase errors in asics with multiple clock frequencies
US6421785B1 (en) * 1998-11-03 2002-07-16 Intel Corporation Clock selection for processing audio data
SE516280C2 (sv) 2000-04-06 2001-12-10 Ericsson Telefon Ab L M Förfarande och anordning för signalövervakning som baseras på ett glidande fönster
US6343364B1 (en) * 2000-07-13 2002-01-29 Schlumberger Malco Inc. Method and device for local clock generation using universal serial bus downstream received signals DP and DM

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4216544A (en) * 1978-09-19 1980-08-05 Northern Telecom Limited Digital clock recovery circuit
US4280099A (en) * 1979-11-09 1981-07-21 Sperry Corporation Digital timing recovery system
US4456890A (en) * 1982-04-05 1984-06-26 Computer Peripherals Inc. Data tracking clock recovery system using digitally controlled oscillator
US4667333A (en) * 1983-12-22 1987-05-19 Motorola, Inc. Automatic clock recovery circuit
US4628519A (en) * 1984-04-06 1986-12-09 Advanced Micro Devices, Inc. Digital phase-locked loop circuit
IT1214377B (it) * 1984-06-13 1990-01-18 Torino Sip Societa Italiana Pe Circuito numerico per l estrazione di segnali di sincronismo da un flusso seriale di dati codificati
US4694196A (en) * 1984-12-07 1987-09-15 American Telephone And Telegraph Company And At&T Information Systems Clock recovery circuit

Also Published As

Publication number Publication date
IT8721527A0 (it) 1987-07-30
US4852124A (en) 1989-07-25
DE3889028T2 (de) 1994-09-08
AU1861888A (en) 1989-02-02
NO173529B (no) 1993-09-13
NO883325D0 (no) 1988-07-27
AU606963B2 (en) 1991-02-21
EP0301616A3 (en) 1990-01-31
NO173529C (no) 1993-12-22
ES2051293T3 (es) 1994-06-16
ATE104490T1 (de) 1994-04-15
IT1222405B (it) 1990-09-05
EP0301616B1 (de) 1994-04-13
EP0301616A2 (de) 1989-02-01
DE3889028D1 (de) 1994-05-19
NO883325L (no) 1989-01-31

Similar Documents

Publication Publication Date Title
EP0335509A3 (de) Breitband-Spannungsgesteuerter Oszillator für Taktwiedergewinnung
CA2152180A1 (en) Phase locked loop synchronization circuit and method
GB1485473A (en) Circuit for generating reference signals whose frequency is corrected according to errors in the time base in a colour video signal
CA2061524A1 (en) Phase/frequency comparator for timing recovering circuit
MY109097A (en) An adaptive phase locked loop
EP0218406A3 (de) Schaltung zur Erzeugung eines Abtasttaktes
EP0301616A3 (en) Digital phase-locked-loop clock extractor for bipolar signals
TW341735B (en) Phase-locked loop
GB2180708A (en) Phase-comparator lock-detect circuit for a frequency synthesiser
EP0794634A3 (de) Taktrückgewinnungsschaltung für QAM Demodulator
EP0286329A3 (de) Synchronisator und Signaldetektor mit Phasenregelschleife
EP0332467A3 (de) Schaltung zum Feststellen der Verriegelung einer Phasenregelschleife
EP0367378A3 (de) Digitaler Phasenregelkreis
US4135166A (en) Master timing generator
EP1191530A3 (de) Optisches Plattengerät
MY118890A (en) Phase locked loop circuit and reproducing apparatus provided with thereof
JPS6425674A (en) Televison equipment
CA2152179A1 (en) Phase Locked Loop Error Suppression Circuit and Method
DE68905928D1 (de) Schaltung zur erkennung eines videorecordersignals.
DE69513968D1 (de) Anordnung zur wiedergabe von n digitalen signalen von n benachbarten spuren auf einem aufzeichnungsträger
GB2227136A (en) Frequency tracking system
EP0313206A3 (de) Frequenzdetektor für eine Frequenzregelschleife
ATE89110T1 (de) Anordnung zum ableiten einer abtastfrequenz.
JPS5336139A (en) Television receiver set
DE3776217D1 (de) Demodulatoranordnung.