ATE170021T1 - Mehrtorige datenspeicheranordnung mit mehrfachen spaltengruppen - Google Patents

Mehrtorige datenspeicheranordnung mit mehrfachen spaltengruppen

Info

Publication number
ATE170021T1
ATE170021T1 AT95937321T AT95937321T ATE170021T1 AT E170021 T1 ATE170021 T1 AT E170021T1 AT 95937321 T AT95937321 T AT 95937321T AT 95937321 T AT95937321 T AT 95937321T AT E170021 T1 ATE170021 T1 AT E170021T1
Authority
AT
Austria
Prior art keywords
port
sam
random access
access memory
data storage
Prior art date
Application number
AT95937321T
Other languages
English (en)
Inventor
Glen E Hush
Stephen L Casper
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Application granted granted Critical
Publication of ATE170021T1 publication Critical patent/ATE170021T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Dram (AREA)
  • Shift Register Type Memory (AREA)
  • Static Random-Access Memory (AREA)
AT95937321T 1994-10-14 1995-10-03 Mehrtorige datenspeicheranordnung mit mehrfachen spaltengruppen ATE170021T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/323,179 US5490112A (en) 1993-02-05 1994-10-14 Multi-port memory device with multiple sets of columns

Publications (1)

Publication Number Publication Date
ATE170021T1 true ATE170021T1 (de) 1998-09-15

Family

ID=23258057

Family Applications (1)

Application Number Title Priority Date Filing Date
AT95937321T ATE170021T1 (de) 1994-10-14 1995-10-03 Mehrtorige datenspeicheranordnung mit mehrfachen spaltengruppen

Country Status (7)

Country Link
US (1) US5490112A (de)
EP (1) EP0786136B1 (de)
JP (1) JP3111194B2 (de)
KR (1) KR100280989B1 (de)
AT (1) ATE170021T1 (de)
DE (1) DE69504203T2 (de)
WO (1) WO1996012286A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5659518A (en) * 1995-05-22 1997-08-19 Micron Technology, Inc. Multi-port memory with multiple function access cycles and transfers with simultaneous random access
US5657266A (en) * 1995-06-30 1997-08-12 Micron Technology, Inc. Single ended transfer circuit
JPH09134590A (ja) * 1995-09-04 1997-05-20 Mitsubishi Electric Corp 半導体記憶回路装置及びその設計装置
US5799209A (en) * 1995-12-29 1998-08-25 Chatter; Mukesh Multi-port internally cached DRAM system utilizing independent serial interfaces and buffers arbitratively connected under a dynamic configuration
US5774408A (en) * 1997-01-28 1998-06-30 Micron Technology, Inc. DRAM architecture with combined sense amplifier pitch
AU744329B2 (en) * 1997-04-30 2002-02-21 Canon Kabushiki Kaisha Data normalization circuit and method
US6118462A (en) * 1997-07-01 2000-09-12 Memtrax Llc Computer system controller having internal memory and external memory control
US6085290A (en) * 1998-03-10 2000-07-04 Nexabit Networks, Llc Method of and apparatus for validating data read out of a multi port internally cached dynamic random access memory (AMPIC DRAM)
US6138219A (en) * 1998-03-27 2000-10-24 Nexabit Networks Llc Method of and operating architectural enhancement for multi-port internally cached dynamic random access memory (AMPIC DRAM) systems, eliminating external control paths and random memory addressing, while providing zero bus contention for DRAM access
US6259634B1 (en) * 2000-05-22 2001-07-10 Silicon Access Networks, Inc. Pseudo dual-port DRAM for simultaneous read/write access
JP2003233986A (ja) * 2002-02-07 2003-08-22 Sony Corp 半導体記憶装置
KR100532433B1 (ko) * 2003-05-07 2005-11-30 삼성전자주식회사 하나의 패드를 통하여 데이터를 동시에 입출력하기 위한장치 및 방법
US7238218B2 (en) * 2004-04-06 2007-07-03 International Business Machines Corporation Memory prefetch method and system
US7927948B2 (en) 2005-07-20 2011-04-19 Micron Technology, Inc. Devices with nanocrystals and methods of formation
KR100634566B1 (ko) * 2005-10-06 2006-10-16 엠텍비젼 주식회사 공유 메모리 제어 방법 및 공유 메모리 동작 제어를수행하는 사용자 단말기
KR100843580B1 (ko) 2006-05-24 2008-07-04 엠텍비젼 주식회사 접근 권한 레지스터 로직을 갖는 다중 포트 메모리 장치 및그 제어 방법
KR20260003852A (ko) 2019-03-15 2026-01-07 엠버 테크놀로지스 인코포레이티드 능동적으로 가열 또는 냉각되는 의복 또는 풋웨어

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4851834A (en) * 1984-01-19 1989-07-25 Digital Equipment Corp. Multiport memory and source arrangement for pixel information
JPS634493A (ja) * 1986-06-24 1988-01-09 Mitsubishi Electric Corp デユアルポ−トメモリ
JPH0740430B2 (ja) * 1986-07-04 1995-05-01 日本電気株式会社 メモリ装置
US4891794A (en) * 1988-06-20 1990-01-02 Micron Technology, Inc. Three port random access memory
JP3028963B2 (ja) * 1988-09-21 2000-04-04 株式会社東芝 ビデオメモリ装置
JP3061824B2 (ja) * 1989-12-18 2000-07-10 松下電子工業株式会社 半導体メモリ
KR950003605B1 (ko) * 1990-04-27 1995-04-14 가부시키가이샤 도시바 반도체 기억장치
US5121360A (en) * 1990-06-19 1992-06-09 International Business Machines Corporation Video random access memory serial port access
JP2753129B2 (ja) * 1990-10-02 1998-05-18 株式会社東芝 半導体記憶装置
JP2928654B2 (ja) * 1991-04-10 1999-08-03 株式会社東芝 マルチポートｄｒａｍ
JP2999845B2 (ja) * 1991-04-25 2000-01-17 沖電気工業株式会社 シリアルアクセスメモリの倍速コントロール方式
JPH056690A (ja) * 1991-06-28 1993-01-14 Mitsubishi Electric Corp デユアルポートメモリ
US5381376A (en) * 1991-11-22 1995-01-10 Samsung Electronics Co., Ltd. Video RAM having block selection function during serial write transfer operation

Also Published As

Publication number Publication date
JP3111194B2 (ja) 2000-11-20
DE69504203T2 (de) 1999-01-07
EP0786136A1 (de) 1997-07-30
KR100280989B1 (ko) 2001-02-01
KR970707551A (ko) 1997-12-01
EP0786136B1 (de) 1998-08-19
WO1996012286A1 (en) 1996-04-25
US5490112A (en) 1996-02-06
JPH09511861A (ja) 1997-11-25
DE69504203D1 (de) 1998-09-24

Similar Documents

Publication Publication Date Title
DE69504203D1 (de) Mehrtorige datenspeicheranordnung mit mehrfachen spaltengruppen
US5923605A (en) Space-efficient semiconductor memory having hierarchical column select line architecture
US5966315A (en) Semiconductor memory having hierarchical bit line architecture with non-uniform local bit lines
US7471558B2 (en) Semiconductor storage device
DK0870303T3 (da) System, arkitektur og fremgangsmåde med høj ydelse for et universelt multiport dynamisk lager med tilfældig adgang med inte
KR910004053B1 (ko) 동시 이중 억세스 가능 반도체 기억장치
KR920018757A (ko) 메모리 셀 어레이 분할형 반도체 기억 장치
KR920001545A (ko) 반도체 기억장치
KR910013274A (ko) 이중 포트 dram 및 그 동작 방법
KR880010421A (ko) 오픈 비트선 구조를 가지는 다이나믹형 랜덤 억세스 메모리
KR950020732A (ko) 다이나믹 반도체 기억장치
KR920010632A (ko) 반도체 메모리 디바이스
US6400631B1 (en) Circuit, system and method for executing a refresh in an active memory bank
CA2373460A1 (en) Improved multilevel dram
KR960038971A (ko) 트리플 포트 반도체 메모리장치
KR100253932B1 (ko) 고속 랜덤 액세스를 위한 반도체 메모리 소자
EP0924707A3 (de) Synchrone dynamische Direktzugriffspeicherachitektur für seriellen Burstmodus
AU5679196A (en) Multi-bit block write in a random access memory
KR100762867B1 (ko) 글로벌 입출력 라인을 갖는 반도체 메모리 장치
KR980006294A (ko) 반도체 기억장치
US6028811A (en) Architecture for high bandwidth wide I/O memory devices
KR970066883A (ko) 최적화된 메모리 공간과 넓은 데이터 입/출력을 구비하는 메모리 및 그것을 이용하는 시스템과 방법
CA1314990C (en) Addressing for large dynamic ram
US6621752B2 (en) Refreshing scheme for memory cells a memory array to increase performance of integrated circuits
WO1997011419A3 (en) Synchronous multi-port random access memory

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties