ATE222402T1 - Personalisierte fläche eines leiterrahmes geformt oder halb-geätzt zur reduzierung mechanischer beanspruchung an den chipkanten - Google Patents

Personalisierte fläche eines leiterrahmes geformt oder halb-geätzt zur reduzierung mechanischer beanspruchung an den chipkanten

Info

Publication number
ATE222402T1
ATE222402T1 AT95480162T AT95480162T ATE222402T1 AT E222402 T1 ATE222402 T1 AT E222402T1 AT 95480162 T AT95480162 T AT 95480162T AT 95480162 T AT95480162 T AT 95480162T AT E222402 T1 ATE222402 T1 AT E222402T1
Authority
AT
Austria
Prior art keywords
chip
lead
fingers
face
stress
Prior art date
Application number
AT95480162T
Other languages
English (en)
Inventor
Harold Ward Conru
Francis Eugene Froebel
Albert John Gregoritsch Jr
Sheldon Cole Rieley
Stephen George Starr
Ronald Robert Uttrecht
Eric Jeffrey White
Jens Guenter Pohl
Original Assignee
Ibm
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm, Siemens Ag filed Critical Ibm
Application granted granted Critical
Publication of ATE222402T1 publication Critical patent/ATE222402T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W42/00—Arrangements for protection of devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/411—Chip-supporting parts, e.g. die pads
    • H10W70/415—Leadframe inner leads serving as die pads
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/536—Shapes of wire connectors the connected ends being ball-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/853—On the same surface
    • H10W72/865—Die-attach connectors and bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49121—Beam lead frame or beam lead device

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
AT95480162T 1994-11-04 1995-11-02 Personalisierte fläche eines leiterrahmes geformt oder halb-geätzt zur reduzierung mechanischer beanspruchung an den chipkanten ATE222402T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/334,478 US5545921A (en) 1994-11-04 1994-11-04 Personalized area leadframe coining or half etching for reduced mechanical stress at device edge

Publications (1)

Publication Number Publication Date
ATE222402T1 true ATE222402T1 (de) 2002-08-15

Family

ID=23307395

Family Applications (1)

Application Number Title Priority Date Filing Date
AT95480162T ATE222402T1 (de) 1994-11-04 1995-11-02 Personalisierte fläche eines leiterrahmes geformt oder halb-geätzt zur reduzierung mechanischer beanspruchung an den chipkanten

Country Status (7)

Country Link
US (2) US5545921A (de)
EP (1) EP0710982B1 (de)
JP (1) JP2923236B2 (de)
KR (1) KR0174341B1 (de)
AT (1) ATE222402T1 (de)
DE (1) DE69527761T2 (de)
TW (1) TW303509B (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3309686B2 (ja) * 1995-03-17 2002-07-29 セイコーエプソン株式会社 樹脂封止型半導体装置及びその製造方法
TW314650B (de) * 1995-06-21 1997-09-01 Oki Electric Ind Co Ltd
US5811875A (en) * 1995-06-29 1998-09-22 Samsung Electronics Co., Ltd. Lead frames including extended tie-bars, and semiconductor chip packages using same
US6277225B1 (en) 1996-03-13 2001-08-21 Micron Technology, Inc. Stress reduction feature for LOC lead frame
JPH09283545A (ja) * 1996-04-10 1997-10-31 Oki Electric Ind Co Ltd 樹脂封止型半導体装置及びその製造方法
KR100216064B1 (ko) * 1996-10-04 1999-08-16 윤종용 반도체 칩 패키지
KR100227149B1 (ko) * 1997-04-15 1999-10-15 김영환 반도체 패키지
US5923081A (en) 1997-05-15 1999-07-13 Micron Technology, Inc. Compression layer on the leadframe to reduce stress defects
US6159764A (en) * 1997-07-02 2000-12-12 Micron Technology, Inc. Varied-thickness heat sink for integrated circuit (IC) packages and method of fabricating IC packages
JP2891692B1 (ja) 1997-08-25 1999-05-17 株式会社日立製作所 半導体装置
KR100401536B1 (ko) * 1997-12-31 2004-01-24 주식회사 하이닉스반도체 센터 패드형 반도체 칩을 퍼리퍼럴 패드형 반도체 칩으로 변경하는 방법
US6256200B1 (en) * 1999-05-27 2001-07-03 Allen K. Lam Symmetrical package for semiconductor die
US6512304B2 (en) * 2000-04-26 2003-01-28 International Rectifier Corporation Nickel-iron expansion contact for semiconductor die
US9041202B2 (en) 2008-05-16 2015-05-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of the same
EP2790212B1 (de) 2012-07-19 2015-09-16 Technische Universität Ilmenau Verfahren zur Selbstmontage von Komponenten auf einem Substrat
WO2014020470A1 (en) * 2012-07-30 2014-02-06 Koninklijke Philips N.V. Strengthened led package and method therefor
US10211172B2 (en) * 2014-03-13 2019-02-19 Maxim Integrated Products, Inc. Wafer-based electronic component packaging
US9892860B2 (en) 2014-11-24 2018-02-13 Avx Corporation Capacitor with coined lead frame
US10242935B2 (en) 2017-08-31 2019-03-26 Nxp Usa, Inc. Packaged semiconductor device and method for forming
CN108010890A (zh) * 2017-12-29 2018-05-08 苏州晶方半导体科技股份有限公司 芯片封装结构和方法

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4210926A (en) * 1977-12-07 1980-07-01 Siemens Aktiengesellschaft Intermediate member for mounting and contacting a semiconductor body
US4209355A (en) * 1978-07-26 1980-06-24 National Semiconductor Corporation Manufacture of bumped composite tape for automatic gang bonding of semiconductor devices
JPS57133655A (en) * 1981-02-10 1982-08-18 Pioneer Electronic Corp Lead frame
US4722060A (en) * 1984-03-22 1988-01-26 Thomson Components-Mostek Corporation Integrated-circuit leadframe adapted for a simultaneous bonding operation
US4754912A (en) * 1984-04-05 1988-07-05 National Semiconductor Corporation Controlled collapse thermocompression gang bonding
US4862245A (en) * 1985-04-18 1989-08-29 International Business Machines Corporation Package semiconductor chip
US4810620A (en) * 1985-06-26 1989-03-07 National Semiconductor Corporation Nickel plated tape
US4803540A (en) * 1986-11-24 1989-02-07 American Telephone And Telegraph Co., At&T Bell Labs Semiconductor integrated circuit packages
US5184208A (en) * 1987-06-30 1993-02-02 Hitachi, Ltd. Semiconductor device
US5068712A (en) * 1988-09-20 1991-11-26 Hitachi, Ltd. Semiconductor device
US4924292A (en) * 1988-04-12 1990-05-08 Kaufman Lance R Direct bond circuit assembly with crimped lead frame
JPH0286155A (ja) * 1988-09-22 1990-03-27 Hitachi Ltd リードフレーム
US4864245A (en) 1988-11-22 1989-09-05 Kasha Amplifiers Modification unit for an amplifier
US5227661A (en) * 1990-09-24 1993-07-13 Texas Instruments Incorporated Integrated circuit device having an aminopropyltriethoxysilane coating
US5177032A (en) * 1990-10-24 1993-01-05 Micron Technology, Inc. Method for attaching a semiconductor die to a leadframe using a thermoplastic covered carrier tape
US5229329A (en) * 1991-02-28 1993-07-20 Texas Instruments, Incorporated Method of manufacturing insulated lead frame for integrated circuits
US5403785A (en) * 1991-03-03 1995-04-04 Matsushita Electric Works, Ltd. Process of fabrication IC chip package from an IC chip carrier substrate and a leadframe and the IC chip package fabricated thereby
JPH05109928A (ja) * 1991-10-14 1993-04-30 Mitsubishi Electric Corp 樹脂封止型半導体装置用リードフレームおよびこれを用いた樹脂封止型半導体装置
JP2509422B2 (ja) * 1991-10-30 1996-06-19 三菱電機株式会社 半導体装置及びその製造方法
JPH05136312A (ja) * 1991-11-15 1993-06-01 Sony Corp 半導体装置
JPH0621321A (ja) * 1992-01-29 1994-01-28 Texas Instr Inc <Ti> 電気部品実装用支持体付きの集積回路装置
US5457071A (en) * 1993-09-03 1995-10-10 International Business Machine Corp. Stackable vertical thin package/plastic molded lead-on-chip memory cube

Also Published As

Publication number Publication date
US5576246A (en) 1996-11-19
EP0710982A3 (de) 1996-05-15
EP0710982B1 (de) 2002-08-14
KR0174341B1 (ko) 1999-02-01
EP0710982A2 (de) 1996-05-08
JP2923236B2 (ja) 1999-07-26
DE69527761D1 (de) 2002-09-19
DE69527761T2 (de) 2003-04-03
TW303509B (de) 1997-04-21
KR960019688A (ko) 1996-06-17
US5545921A (en) 1996-08-13
JPH0992772A (ja) 1997-04-04

Similar Documents

Publication Publication Date Title
ATE222402T1 (de) Personalisierte fläche eines leiterrahmes geformt oder halb-geätzt zur reduzierung mechanischer beanspruchung an den chipkanten
JP3644859B2 (ja) 半導体装置
KR970003882A (ko) 반도체장치와 그것을 사용한 표시장치 및 노트형 퍼스널 컴퓨터
KR890007410A (ko) 반도체 장치
MY123941A (en) Semiconductor device, tab tape for semiconductor device, method of manufacturing the tab tape and method of manufacturing the semiconductor device
KR970024070A (ko) 수지봉지형 반도체장치(resin sealing type semiconductor device)
KR920015521A (ko) 반도체 장치 및 그 제조 방법
KR920010803A (ko) 와이어본딩방식 반도체장치
KR930007925Y1 (ko) 내측 리드 유동방지용 리드프레임
JPS60261161A (ja) 半導体装置
JPS63108761A (ja) 樹脂封止型半導体装置
KR200183066Y1 (ko) 반도체 패키지 제조용 히트싱크구조
KR970008537A (ko) 연장된 리드를 갖는 리드 온 칩용 리드프레임
JPH08204066A (ja) 半導体装置
KR970013254A (ko) 열응력(thermal stress) 감소를 위한 다이패드를 갖는 칩 패키지
KR970024101A (ko) 다이 패드의 슬릿(slit)내에 내부 리드가 설치된 리드 프레임
KR970024107A (ko) 그루브가 형성되어 있는 리드 프레임
KR950010042A (ko) 반도체장치용 리드프레임
JPH0357252A (ja) 樹脂封止型半導体装置
KR970018429A (ko) 칩의 엑티브 영역(active area)상에 다이 패드가 접착된 패킹 구조 및 그 구조를 이용한 패키지
KR890017803A (ko) 리드프레임 및 반도체 칩
KR970058439A (ko) 볼 그리드 어레이 인쇄회로기판의 다이 패드
KR970013288A (ko) 센터 패드(center pad)를 갖는 칩을 이용한 멀티칩 패키지
JPH0730036A (ja) 半導体装置用リードフレームおよび、それを用いた半導体装置
KR950025970A (ko) 반도체 패키지용 리드 프레임

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties