ATE239944T1 - Dynamische wellenpipelineschnittstellenanordnung und verfahren dafür - Google Patents

Dynamische wellenpipelineschnittstellenanordnung und verfahren dafür

Info

Publication number
ATE239944T1
ATE239944T1 AT00907775T AT00907775T ATE239944T1 AT E239944 T1 ATE239944 T1 AT E239944T1 AT 00907775 T AT00907775 T AT 00907775T AT 00907775 T AT00907775 T AT 00907775T AT E239944 T1 ATE239944 T1 AT E239944T1
Authority
AT
Austria
Prior art keywords
dynamic wave
interface arrangement
signal
pipeline interface
wave pipeline
Prior art date
Application number
AT00907775T
Other languages
English (en)
Inventor
Daniel Mark Dreps
Frank David Ferraiolo
Kevin Charles Gower
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of ATE239944T1 publication Critical patent/ATE239944T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Measuring Volume Flow (AREA)
  • Pipeline Systems (AREA)
  • Hydrogenated Pyridines (AREA)
  • Investigating Or Analyzing Materials By The Use Of Ultrasonic Waves (AREA)
  • Communication Control (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
  • Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
  • Selective Calling Equipment (AREA)
  • Pulse Circuits (AREA)
  • Complex Calculations (AREA)
  • Medicines Containing Antibodies Or Antigens For Use As Internal Diagnostic Agents (AREA)
  • Supports For Pipes And Cables (AREA)
  • Rigid Pipes And Flexible Pipes (AREA)
AT00907775T 1999-03-05 2000-03-03 Dynamische wellenpipelineschnittstellenanordnung und verfahren dafür ATE239944T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/263,662 US6654897B1 (en) 1999-03-05 1999-03-05 Dynamic wave-pipelined interface apparatus and methods therefor
PCT/GB2000/000756 WO2000054164A1 (en) 1999-03-05 2000-03-03 Dynamic wave-pipelined interface apparatus and methods therefor

Publications (1)

Publication Number Publication Date
ATE239944T1 true ATE239944T1 (de) 2003-05-15

Family

ID=23002734

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00907775T ATE239944T1 (de) 1999-03-05 2000-03-03 Dynamische wellenpipelineschnittstellenanordnung und verfahren dafür

Country Status (18)

Country Link
US (1) US6654897B1 (de)
EP (1) EP1159687B1 (de)
JP (1) JP3725429B2 (de)
KR (1) KR100487206B1 (de)
CN (1) CN1181440C (de)
AT (1) ATE239944T1 (de)
AU (1) AU2925200A (de)
BR (1) BR0009251B1 (de)
CA (1) CA2365288C (de)
CZ (1) CZ20013179A3 (de)
DE (1) DE60002567T2 (de)
ES (1) ES2195873T3 (de)
HU (1) HUP0105099A3 (de)
IL (2) IL144674A0 (de)
PL (1) PL202169B1 (de)
RU (1) RU2213992C2 (de)
TW (1) TW459179B (de)
WO (1) WO2000054164A1 (de)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6950957B1 (en) * 2000-09-11 2005-09-27 Adc Telecommunications, Inc. Phase comparator for a phase locked loop
US6928571B1 (en) 2000-09-15 2005-08-09 Intel Corporation Digital system of adjusting delays on circuit boards
US6920552B2 (en) 2001-03-16 2005-07-19 Broadcom Corporation Network interface with double data rate and delay locked loop
EP1291778B1 (de) * 2001-04-24 2007-06-27 Rambus Inc. Verfahren und Gerät zum Koordinieren von Speicheroperationen zwischen unterschiedlich angeordneten Speicherkomponenten
US8391039B2 (en) 2001-04-24 2013-03-05 Rambus Inc. Memory module with termination component
US6675272B2 (en) 2001-04-24 2004-01-06 Rambus Inc. Method and apparatus for coordinating memory operations among diversely-located memory components
US7076678B2 (en) * 2002-02-11 2006-07-11 Micron Technology, Inc. Method and apparatus for data transfer
US6954870B2 (en) * 2002-03-12 2005-10-11 International Business Machines Corporation Method for receiver delay detection and latency minimization for a source synchronous wave pipelined interface
US6934867B2 (en) * 2002-05-17 2005-08-23 International Business Machines Corporation Digital system having a multiplicity of self-calibrating interfaces
WO2004008330A1 (en) * 2002-07-17 2004-01-22 Fiberbyte Pty Ltd Synchronized multichannel universal serial bus
USD507480S1 (en) 2003-11-04 2005-07-19 Master Lock Company Ratchet bumper
DE102004013929B3 (de) * 2004-03-22 2005-08-11 Infineon Technologies Ag Verfahren zum Steuern des Einlesens eines Datensignals sowie eine Eingangsschaltung für eine elektronische Schaltung
US7301831B2 (en) 2004-09-15 2007-11-27 Rambus Inc. Memory systems with variable delays for write data signals
KR20060081522A (ko) * 2005-01-10 2006-07-13 삼성전자주식회사 피씨아이 익스프레스의 바이트 스큐 보상방법 및 이를위한 피씨아이 익스프레스 물리 계층 수신기
US20060164909A1 (en) * 2005-01-24 2006-07-27 International Business Machines Corporation System, method and storage medium for providing programmable delay chains for a memory system
US7461287B2 (en) * 2005-02-11 2008-12-02 International Business Machines Corporation Elastic interface de-skew mechanism
US7412618B2 (en) * 2005-02-11 2008-08-12 International Business Machines Corporation Combined alignment scrambler function for elastic interface
US20060242473A1 (en) * 2005-04-07 2006-10-26 Wahl Mark A Phase optimization for data communication between plesiochronous time domains
US8037370B2 (en) * 2007-05-02 2011-10-11 Ati Technologies Ulc Data transmission apparatus with information skew and redundant control information and method
JP2009188993A (ja) * 2008-01-07 2009-08-20 Nikon Systems Inc データ転送装置およびカメラ
JP5201208B2 (ja) * 2008-06-03 2013-06-05 富士通株式会社 情報処理装置及びその制御方法
JP2010028450A (ja) * 2008-07-18 2010-02-04 Nikon Corp データ転送装置および電子カメラ
JP5341503B2 (ja) * 2008-12-26 2013-11-13 株式会社東芝 メモリデバイス、ホストデバイスおよびサンプリングクロックの調整方法
JP5304280B2 (ja) * 2009-01-30 2013-10-02 株式会社ニコン 位相調整装置およびカメラ
CN101493304B (zh) * 2009-03-06 2012-10-03 北京铱钵隆芯科技有限责任公司 可编程延时装置及其控制流程
CN101996149B (zh) * 2009-08-12 2012-09-26 炬力集成电路设计有限公司 一种数据采集方法及装置
USD675498S1 (en) 2010-06-18 2013-02-05 Master Lock Company Llc Ratchet
CN103502965A (zh) * 2011-04-25 2014-01-08 松下电器产业株式会社 信道间时滞调整电路
TW201246881A (en) * 2011-05-12 2012-11-16 Novatek Microelectronics Corp Signal calibration method and client circuit and transmission system using the same
CN102780552A (zh) * 2011-05-13 2012-11-14 联咏科技股份有限公司 信号校正方法及相关的客户端电路及传输系统
TWI460574B (zh) * 2011-05-19 2014-11-11 Novatek Microelectronics Corp 校正行動產業處理器介面中訊號偏移的方法及相關傳輸系統
USD681411S1 (en) 2011-08-30 2013-05-07 Master Lock Company Llc Ratchet lock
JP7217204B2 (ja) * 2019-06-28 2023-02-02 株式会社アドバンテスト 信号処理装置および信号処理方法
CN116775546B (zh) * 2023-06-30 2024-08-30 海光信息技术股份有限公司 用于芯粒互联接口的数据传输方法及芯粒互联接口
CN117667815B (zh) * 2023-12-01 2024-10-18 广东高云半导体科技股份有限公司 一种抗扭斜处理的电路、方法、计算机存储介质及终端

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NZ220548A (en) * 1986-06-18 1990-05-28 Fujitsu Ltd Tdm frame synchronising circuit
US4922141A (en) * 1986-10-07 1990-05-01 Western Digital Corporation Phase-locked loop delay line
US5086500A (en) * 1987-08-07 1992-02-04 Tektronix, Inc. Synchronized system by adjusting independently clock signals arriving at a plurality of integrated circuits
JPH0683172B2 (ja) * 1988-09-27 1994-10-19 日本電気株式会社 フレームアライメント方式
US4965884A (en) * 1989-11-22 1990-10-23 Northern Telecom Limited Data alignment method and apparatus
US5258660A (en) 1990-01-16 1993-11-02 Cray Research, Inc. Skew-compensated clock distribution system
RU2033636C1 (ru) * 1991-05-30 1995-04-20 Сурин Евгений Павлович Устройство для сопряжения источника информации с процессором
US5229668A (en) * 1992-03-25 1993-07-20 North Carolina State University Of Raleigh Method and apparatus for high speed digital sampling of a data signal
RU2058041C1 (ru) * 1992-05-26 1996-04-10 Александр Сергеевич Илюкевич Устройство для обмена данными двух процессоров через общую память
RU2084952C1 (ru) * 1992-09-01 1997-07-20 Государственный центральный научно-исследовательский радиотехнический институт Устройство для сопряжения эвм с внешним абонентом
CA2271555C (en) * 1992-12-09 2003-11-11 Discovery Communications, Inc. Remote control for cable television delivery system
US5467464A (en) * 1993-03-09 1995-11-14 Apple Computer, Inc. Adaptive clock skew and duty cycle compensation for a serial data bus
JPH0764957A (ja) * 1993-08-23 1995-03-10 Mitsubishi Electric Corp タイマ装置
JPH07154381A (ja) * 1993-11-30 1995-06-16 Hitachi Ltd データ転送装置
US5442636A (en) * 1993-12-14 1995-08-15 At&T Corp. Circuit and method for alignment of digital information packets
JPH07311735A (ja) 1994-05-18 1995-11-28 Hitachi Ltd データ転送装置
US6032282A (en) * 1994-09-19 2000-02-29 Advantest Corp. Timing edge forming circuit for IC test system
JP3233801B2 (ja) * 1994-12-09 2001-12-04 沖電気工業株式会社 ビット位相同期回路
US5507029A (en) * 1995-01-11 1996-04-09 International Business Machines Corporation Method for minimizing the time skew of electrical signals in very large scale integrated circuits
US6167528A (en) * 1995-12-21 2000-12-26 Cypress Semiconductor Programmably timed storage element for integrated circuit input/output
US5872959A (en) * 1996-09-10 1999-02-16 Lsi Logic Corporation Method and apparatus for parallel high speed data transfer
US5838936A (en) 1997-03-10 1998-11-17 Emulex Corporation Elastic bus interface data buffer
US6247138B1 (en) * 1997-06-12 2001-06-12 Fujitsu Limited Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system
US6229367B1 (en) * 1997-06-26 2001-05-08 Vitesse Semiconductor Corp. Method and apparatus for generating a time delayed signal with a minimum data dependency error using an oscillator
US6031847A (en) * 1997-07-01 2000-02-29 Silicon Graphics, Inc Method and system for deskewing parallel bus channels
US6144242A (en) * 1997-09-04 2000-11-07 Silicon Image, Inc. Controllable delays in multiple synchronized signals for reduced electromagnetic interference at peak frequencies
JPH11145945A (ja) * 1997-11-12 1999-05-28 Fujitsu Ltd 符号化フレーム同期方法及び符号化フレーム同期回路
US6269451B1 (en) * 1998-02-27 2001-07-31 Micron Technology, Inc. Method and apparatus for adjusting data timing by delaying clock signal
US6289468B1 (en) * 1998-11-06 2001-09-11 Advanced Micro Devices, Inc. Technique for controlling system bus timing with on-chip programmable delay lines

Also Published As

Publication number Publication date
TW459179B (en) 2001-10-11
EP1159687B1 (de) 2003-05-07
PL350160A1 (en) 2002-11-18
EP1159687A1 (de) 2001-12-05
WO2000054164A1 (en) 2000-09-14
PL202169B1 (pl) 2009-06-30
CA2365288A1 (en) 2000-09-14
IL144674A (en) 2006-04-10
KR100487206B1 (ko) 2005-05-03
US6654897B1 (en) 2003-11-25
DE60002567D1 (de) 2003-06-12
CN1342289A (zh) 2002-03-27
CZ20013179A3 (cs) 2002-02-13
BR0009251A (pt) 2001-11-20
JP2002539526A (ja) 2002-11-19
DE60002567T2 (de) 2004-03-25
CN1181440C (zh) 2004-12-22
ES2195873T3 (es) 2003-12-16
JP3725429B2 (ja) 2005-12-14
IL144674A0 (en) 2002-05-23
CA2365288C (en) 2009-05-05
HUP0105099A3 (en) 2005-01-28
RU2213992C2 (ru) 2003-10-10
KR20010102462A (ko) 2001-11-15
BR0009251B1 (pt) 2013-02-19
AU2925200A (en) 2000-09-28
HUP0105099A2 (hu) 2002-04-29

Similar Documents

Publication Publication Date Title
ATE239944T1 (de) Dynamische wellenpipelineschnittstellenanordnung und verfahren dafür
US6731148B2 (en) Apparatus and method for generating clock signals
US9355054B2 (en) Digital calibration-based skew cancellation for long-reach MIPI D-PHY serial links
US4756006A (en) Bus transceiver
EP1159719A4 (de) Zitterpuffer und verfahren zu dessen regelung
IL138411A (en) High speed bus system and method for using voltageand timing oscillating references for signal detection
WO1996031033A3 (en) System for providing a predetermined timing relation between inputting and outputting of data; transmitter and receiver for such a system
WO2007120957A3 (en) Dynamic timing adjustment in a circuit device
WO2001095551A3 (en) Method and device for synchronization of phase mismatch in communication systems employing a common clock period
EP1163569A4 (de) Verfahren und schaltung um an zwei enden getakten daten zu empfangen
ATE352914T1 (de) Verfahren und kompensationsmodul zur phasenkompensation von taktsignalen
US5825834A (en) Fast response system implementing a sampling clock for extracting stable clock information from a serial data stream with defined jitter characeristics and method therefor
WO2007077497A1 (en) Method for synchronizing a transmission of information and a device having synchronizing capabilities
KR19980065328A (ko) 데이타 유지 회로
JP2005512439A (ja) クロックドインターフェイスを有するシステム
ATE240569T1 (de) Verfahren zur quasi-kontinuierlichen übertragung einer zeitlich veränderlichen grösse
JP3246443B2 (ja) 同期式バッファ回路及びこれを用いたデータ伝送回路
JPS63181515A (ja) 遅延時間自動調整方式
KR100222793B1 (ko) 동기식 시리얼 신호의 지연 마진 확대를 위한 데이터 송수신 장치
JPH09330142A (ja) クロック回路
JP2003174484A (ja) データ伝送システム及びそれに用いられるデータ送受信装置と、その方法
CN120074782A (zh) 音频数据传输方法及装置、计算机可读存储介质
KR200156564Y1 (ko) 직렬 통신장치
JP2004022750A (ja) 半導体装置
KR20010063505A (ko) 디디알 동기식메모리 장치의 데이터 얼라인 장치

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties