ATE349809T1 - Kaskadierte verzögerungsregelkreisschaltung - Google Patents
Kaskadierte verzögerungsregelkreisschaltungInfo
- Publication number
- ATE349809T1 ATE349809T1 AT02773869T AT02773869T ATE349809T1 AT E349809 T1 ATE349809 T1 AT E349809T1 AT 02773869 T AT02773869 T AT 02773869T AT 02773869 T AT02773869 T AT 02773869T AT E349809 T1 ATE349809 T1 AT E349809T1
- Authority
- AT
- Austria
- Prior art keywords
- delay
- passive
- delay line
- output
- control circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0818—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter comprising coarse and fine delay or phase-shifting means
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/08—Modifications of the phase-locked loop for ensuring constant frequency when the power supply fails or is interrupted, e.g. for saving power
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Pulse Circuits (AREA)
- Networks Using Active Elements (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/000,914 US7154978B2 (en) | 2001-11-02 | 2001-11-02 | Cascaded delay locked loop circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE349809T1 true ATE349809T1 (de) | 2007-01-15 |
Family
ID=21693543
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT02773869T ATE349809T1 (de) | 2001-11-02 | 2002-10-23 | Kaskadierte verzögerungsregelkreisschaltung |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US7154978B2 (de) |
| EP (1) | EP1444783B1 (de) |
| JP (1) | JP4566560B2 (de) |
| KR (1) | KR100635248B1 (de) |
| CN (1) | CN100424992C (de) |
| AT (1) | ATE349809T1 (de) |
| AU (1) | AU2002337964A1 (de) |
| DE (1) | DE60217164T2 (de) |
| WO (1) | WO2003041276A2 (de) |
Families Citing this family (63)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6781217B2 (en) * | 2001-12-21 | 2004-08-24 | Intel Corporation | Transmission line structure and method of signal propagation |
| US6891420B2 (en) * | 2001-12-21 | 2005-05-10 | Motorola, Inc. | Method and apparatus for digital frequency synthesis |
| US7162000B2 (en) * | 2002-01-16 | 2007-01-09 | Motorola, Inc. | Delay locked loop synthesizer with multiple outputs and digital modulation |
| US20030179842A1 (en) * | 2002-03-22 | 2003-09-25 | Kane Michael G. | Digital pattern sequence generator |
| US7265594B2 (en) * | 2002-04-03 | 2007-09-04 | Analog Devices, Inc. | Methods and apparatus for generating timing signals |
| US7088158B2 (en) * | 2002-05-14 | 2006-08-08 | Lsi Logic Corporation | Digital multi-phase clock generator |
| US8340215B2 (en) * | 2002-07-26 | 2012-12-25 | Motorola Mobility Llc | Radio transceiver architectures and methods |
| US7154976B2 (en) * | 2002-08-29 | 2006-12-26 | Lsi Logic Corporation | Frequency controller |
| US6856558B1 (en) | 2002-09-20 | 2005-02-15 | Integrated Device Technology, Inc. | Integrated circuit devices having high precision digital delay lines therein |
| US6794913B1 (en) * | 2003-05-29 | 2004-09-21 | Motorola, Inc. | Delay locked loop with digital to phase converter compensation |
| US6867627B1 (en) | 2003-09-16 | 2005-03-15 | Integrated Device Technology, Inc. | Delay-locked loop (DLL) integrated circuits having high bandwidth and reliable locking characteristics |
| US7456664B2 (en) * | 2003-12-10 | 2008-11-25 | Telefonaktiebolaget Lm Ericsson (Publ) | Delay locked loop with precision controlled delay |
| US7109766B2 (en) * | 2004-04-22 | 2006-09-19 | Motorola, Inc. | Adjustable frequency delay-locked loop |
| US7126393B2 (en) * | 2004-08-20 | 2006-10-24 | Micron Technology, Inc. | Delay circuit with reset-based forward path static delay |
| KR101030768B1 (ko) * | 2004-08-26 | 2011-04-27 | 삼성전자주식회사 | 소비전력이 적고 고주파 동작이 가능한 광범위 지연동기루프 회로 및 이를 구비하는 광학 구동 시스템 |
| US7202719B2 (en) | 2004-09-30 | 2007-04-10 | Motorola, Inc. | Method and apparatus for frequency synthesis |
| US7599458B2 (en) * | 2004-10-19 | 2009-10-06 | Hewlett-Packard Development Company, L.P. | System and method to reduce jitter |
| US7116143B2 (en) * | 2004-12-30 | 2006-10-03 | Micron Technology, Inc. | Synchronous clock generator including duty cycle correction |
| GB2429590A (en) * | 2005-08-23 | 2007-02-28 | Zarlink Semiconductor Ltd | Variable delay circuit |
| US7519888B2 (en) * | 2005-09-12 | 2009-04-14 | Virage Logic Corporation | Input-output device testing |
| US7616036B1 (en) | 2005-09-12 | 2009-11-10 | Virage Logic Corporation | Programmable strobe and clock generator |
| KR100744069B1 (ko) * | 2005-09-28 | 2007-07-30 | 주식회사 하이닉스반도체 | 디지털과 아날로그 제어를 이용한 전압제어지연라인의딜레이 셀 |
| US7285996B2 (en) * | 2005-09-30 | 2007-10-23 | Slt Logic, Llc | Delay-locked loop |
| KR100709474B1 (ko) * | 2005-12-21 | 2007-04-18 | 주식회사 하이닉스반도체 | 외부 환경 변화에 무관하게 안정된 내부 클록 신호를발생하는 dll |
| US7482885B2 (en) * | 2005-12-29 | 2009-01-27 | Orca Systems, Inc. | Method of frequency synthesis for fast switching |
| US7521974B2 (en) * | 2006-05-31 | 2009-04-21 | Freescale Semiconductor, Inc. | Translational phase locked loop using a quantized interpolated edge timed synthesizer |
| US7439787B2 (en) * | 2006-07-27 | 2008-10-21 | Freescale Semiconductor, Inc. | Methods and apparatus for a digital pulse width modulator using multiple delay locked loops |
| JP5269387B2 (ja) * | 2006-09-25 | 2013-08-21 | シリコン イメージ,インコーポレイテッド | シリアルクロック及びデータリカバリのための信号インタリービング |
| KR20080037233A (ko) | 2006-10-25 | 2008-04-30 | 삼성전자주식회사 | 지연 동기 루프 회로 |
| KR100811276B1 (ko) * | 2006-12-29 | 2008-03-07 | 주식회사 하이닉스반도체 | 지연고정루프회로 |
| US7675332B1 (en) * | 2007-01-31 | 2010-03-09 | Altera Corporation | Fractional delay-locked loops |
| US7816960B2 (en) * | 2007-08-09 | 2010-10-19 | Qualcomm Incorporated | Circuit device and method of measuring clock jitter |
| JP5607289B2 (ja) * | 2007-09-07 | 2014-10-15 | ピーエスフォー ルクスコ エスエイアールエル | タイミング制御回路及び半導体記憶装置 |
| US7605625B2 (en) * | 2007-10-07 | 2009-10-20 | Intel Corporation | Device, system and method of delay calibration |
| US7869769B2 (en) | 2007-11-28 | 2011-01-11 | Motorola, Inc. | Method and apparatus for reconfigurable frequency generation |
| KR101022674B1 (ko) | 2008-12-05 | 2011-03-22 | 주식회사 하이닉스반도체 | 지연고정루프회로 및 그 동작방법 |
| US7782104B2 (en) * | 2008-12-23 | 2010-08-24 | Intel Corporation | Delay element array for time-to-digital converters |
| US8044742B2 (en) * | 2009-03-11 | 2011-10-25 | Qualcomm Incorporated | Wideband phase modulator |
| FR2945398B1 (fr) * | 2009-05-07 | 2011-06-10 | Commissariat Energie Atomique | Demodulateur et systeme de transmission d'informations modulees, notamment pour etiquette d'identification radiofrequence |
| US8588720B2 (en) * | 2009-12-15 | 2013-11-19 | Qualcomm Incorproated | Signal decimation techniques |
| US8493107B2 (en) * | 2010-07-27 | 2013-07-23 | Mediatek Inc. | Clock generator for generating output clock having non-harmonic relationship with input clock and related clock generating method thereof |
| US8816780B2 (en) * | 2010-07-27 | 2014-08-26 | Mediatek Inc. | Apparatus and method for calibrating timing mismatch of edge rotator operating on multiple phases of oscillator |
| GB201015729D0 (en) | 2010-09-20 | 2010-10-27 | Novelda As | Pulse generator |
| GB201015730D0 (en) | 2010-09-20 | 2010-10-27 | Novelda As | Continuous time cross-correlator |
| US8633722B1 (en) * | 2010-09-29 | 2014-01-21 | Xilinx, Inc. | Method and circuit for testing accuracy of delay circuitry |
| US8909065B2 (en) | 2011-07-15 | 2014-12-09 | Intel Mobile Communications GmbH | Adjustable delayer, method for delaying an input signal and polar transmitter |
| US9000858B2 (en) | 2012-04-25 | 2015-04-07 | Qualcomm Incorporated | Ultra-wide band frequency modulator |
| US9954517B2 (en) | 2012-11-06 | 2018-04-24 | Micron Technology, Inc. | Apparatuses and methods for duty cycle adjustment |
| US9148157B2 (en) * | 2014-01-30 | 2015-09-29 | Sandisk Technologies Inc. | Auto-phase synchronization in delay locked loops |
| US20150277393A1 (en) * | 2014-04-01 | 2015-10-01 | Qualcomm Incorporated | Integrated circuit dynamic de-aging |
| US9413338B2 (en) | 2014-05-22 | 2016-08-09 | Micron Technology, Inc. | Apparatuses, methods, and circuits including a duty cycle adjustment circuit |
| US9564880B2 (en) | 2014-12-23 | 2017-02-07 | Motorola Solutions, Inc. | Systems and methods for generating injection-locked, frequency-multiplied output signals |
| KR101628160B1 (ko) * | 2014-12-31 | 2016-06-09 | 울산과학기술원 | 지연 고정 루프 회로 기반의 위상 생성기 및 위상 생성 방법 |
| US10050981B2 (en) * | 2015-05-04 | 2018-08-14 | Intel Corporation | Attack detection through signal delay monitoring |
| WO2016196848A1 (en) * | 2015-06-03 | 2016-12-08 | Marvell World Trade Ltd. | Delay locked loop |
| CN106130543A (zh) * | 2016-06-21 | 2016-11-16 | 中国电子科技集团公司第五十八研究所 | 一种高分辨率时钟相移架构与算法的实现方法 |
| CN106291322B (zh) * | 2016-08-08 | 2018-10-23 | 宁波大学 | 一种采用延迟放大结构的cmos电路老化传感器 |
| CN109450441B (zh) * | 2018-12-27 | 2023-02-03 | 上海华力集成电路制造有限公司 | 锁定检测电路及其构成的锁相环 |
| JP2020155841A (ja) | 2019-03-18 | 2020-09-24 | キオクシア株式会社 | 半導体集積回路及び送信装置 |
| CN111865300B (zh) * | 2020-07-08 | 2022-05-17 | 福州大学 | 应用于双环路延迟锁相环的可编程数字控制延迟线 |
| TWI779714B (zh) * | 2021-07-12 | 2022-10-01 | 瑞昱半導體股份有限公司 | 延遲電路測試方法以及測試電路 |
| EP4336683A1 (de) * | 2022-09-08 | 2024-03-13 | IHP GmbH - Innovations for High Performance Microelectronics / Leibniz-Institut für innovative Mikroelektronik | Komponente mit photonischer präzisionsverzögerung für hohen dynamischen verzögerungsbereich |
| US12212324B2 (en) * | 2023-06-07 | 2025-01-28 | Stmicroelectronics International N.V. | Process, voltage, and temperature invariant time-to-digital converter with sub-gate delay resolution |
Family Cites Families (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61284125A (ja) | 1985-06-11 | 1986-12-15 | Nec Corp | ダイバ−シチ受信方式 |
| JPH044615A (ja) | 1990-04-23 | 1992-01-09 | Pioneer Electron Corp | ラジオ受信機 |
| US5305400A (en) * | 1990-12-05 | 1994-04-19 | Deutsche Itt Industries Gmbh | Method of encoding and decoding the video data of an image sequence |
| DE69225767T2 (de) * | 1991-11-01 | 1999-01-14 | Hewlett-Packard Co., Palo Alto, Calif. | Programmierbares Kapazitätsverzögerungselement in Pseudo-NMOS-Technik |
| US5471659A (en) | 1993-07-26 | 1995-11-28 | Wong; Danny C. Y. | Dual radio |
| US5617451A (en) | 1993-09-13 | 1997-04-01 | Matsushita Electric Industrial Co., Ltd. | Direct-conversion receiver for digital-modulation signal with signal strength detection |
| US5535247A (en) | 1993-09-24 | 1996-07-09 | Motorola, Inc. | Frequency modifier for a transmitter |
| US5463337A (en) * | 1993-11-30 | 1995-10-31 | At&T Corp. | Delay locked loop based clock synthesizer using a dynamically adjustable number of delay elements therein |
| JP2771464B2 (ja) * | 1994-09-29 | 1998-07-02 | 日本電気アイシーマイコンシステム株式会社 | ディジタルpll回路 |
| US5748683A (en) | 1994-12-29 | 1998-05-05 | Motorola, Inc. | Multi-channel transceiver having an adaptive antenna array and method |
| CN1187881A (zh) * | 1995-04-27 | 1998-07-15 | 英国技术集团对外许可有限公司 | 电子识别系统的询问器 |
| JP3674166B2 (ja) | 1996-02-14 | 2005-07-20 | ソニー株式会社 | 放送波信号受信装置 |
| JPH1070497A (ja) | 1996-08-27 | 1998-03-10 | Saitama Nippon Denki Kk | ダイバーシチ方式無線装置の受信信号合成方法 |
| JP3226807B2 (ja) | 1996-11-20 | 2001-11-05 | 静岡日本電気株式会社 | 無線呼出システム用の自動周波数補正装置および自動周波数補正方法 |
| US6222894B1 (en) * | 1996-12-18 | 2001-04-24 | Samsung Electronics Co., Ltd. | Digital delay locked loop for reducing power consumption of synchronous semiconductor memory device |
| US6044120A (en) | 1997-05-01 | 2000-03-28 | Lucent Technologies Inc. | Time-varying weight estimation |
| US5821817A (en) * | 1997-06-16 | 1998-10-13 | The United States Of America As Represented By The Secretary Of The Army | Fast-locking low-noise phase-locked loop |
| JPH11110065A (ja) * | 1997-10-03 | 1999-04-23 | Mitsubishi Electric Corp | 内部クロック信号発生回路 |
| US6205193B1 (en) | 1998-10-15 | 2001-03-20 | Ericsson Inc. | Systems and methods for fast terminal synchronization in a wireless communication system |
| US6100735A (en) * | 1998-11-19 | 2000-08-08 | Centillium Communications, Inc. | Segmented dual delay-locked loop for precise variable-phase clock generation |
| US6157231A (en) * | 1999-03-19 | 2000-12-05 | Credence System Corporation | Delay stabilization system for an integrated circuit |
| US6556630B1 (en) | 1999-12-29 | 2003-04-29 | Ge Medical Systems Information Technologies | Dual band telemetry system |
| KR100575864B1 (ko) * | 1999-12-30 | 2006-05-03 | 주식회사 하이닉스반도체 | 램버스 디램 |
| US20020032042A1 (en) | 2000-02-18 | 2002-03-14 | Poplawsky Ralph C. | Exporting controls to an external device connected to a portable phone system |
| JP3467446B2 (ja) * | 2000-03-30 | 2003-11-17 | Necエレクトロニクス株式会社 | デジタル位相制御回路 |
| US6353649B1 (en) | 2000-06-02 | 2002-03-05 | Motorola, Inc. | Time interpolating direct digital synthesizer |
| JP3415574B2 (ja) * | 2000-08-10 | 2003-06-09 | Necエレクトロニクス株式会社 | Pll回路 |
| ATE357752T1 (de) | 2000-11-17 | 2007-04-15 | Ems Technologies Inc | Hochfrequenz-isolationskarte |
| US6510191B2 (en) | 2001-02-09 | 2003-01-21 | Motorola, Inc. | Direct digital synthesizer based on delay line with sorted taps |
| US6891420B2 (en) | 2001-12-21 | 2005-05-10 | Motorola, Inc. | Method and apparatus for digital frequency synthesis |
| US7162000B2 (en) | 2002-01-16 | 2007-01-09 | Motorola, Inc. | Delay locked loop synthesizer with multiple outputs and digital modulation |
-
2001
- 2001-11-02 US US10/000,914 patent/US7154978B2/en not_active Expired - Lifetime
-
2002
- 2002-10-23 JP JP2003543193A patent/JP4566560B2/ja not_active Expired - Fee Related
- 2002-10-23 AT AT02773869T patent/ATE349809T1/de not_active IP Right Cessation
- 2002-10-23 EP EP02773869A patent/EP1444783B1/de not_active Expired - Lifetime
- 2002-10-23 DE DE60217164T patent/DE60217164T2/de not_active Expired - Lifetime
- 2002-10-23 AU AU2002337964A patent/AU2002337964A1/en not_active Abandoned
- 2002-10-23 KR KR1020047006723A patent/KR100635248B1/ko not_active Expired - Fee Related
- 2002-10-23 CN CNB028260813A patent/CN100424992C/zh not_active Expired - Fee Related
- 2002-10-23 WO PCT/US2002/033935 patent/WO2003041276A2/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| KR100635248B1 (ko) | 2006-10-19 |
| CN100424992C (zh) | 2008-10-08 |
| EP1444783A2 (de) | 2004-08-11 |
| DE60217164T2 (de) | 2007-10-31 |
| JP2005509350A (ja) | 2005-04-07 |
| US7154978B2 (en) | 2006-12-26 |
| KR20050039727A (ko) | 2005-04-29 |
| WO2003041276A3 (en) | 2003-07-10 |
| JP4566560B2 (ja) | 2010-10-20 |
| HK1069025A1 (en) | 2005-05-06 |
| DE60217164D1 (de) | 2007-02-08 |
| CN1608342A (zh) | 2005-04-20 |
| EP1444783B1 (de) | 2006-12-27 |
| EP1444783A4 (de) | 2005-02-02 |
| WO2003041276A2 (en) | 2003-05-15 |
| US20030099321A1 (en) | 2003-05-29 |
| AU2002337964A1 (en) | 2003-05-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE349809T1 (de) | Kaskadierte verzögerungsregelkreisschaltung | |
| GB2362045B (en) | Analogue-Controlled phase interpolator | |
| GB2436977A (en) | Tunable ring oscillator | |
| AU2001268304A1 (en) | Method and apparatus for adjusting the phase of input/output circuitry | |
| ATE292859T1 (de) | Taktphasensteuerung auf phasenregelkreisbasis zur implementierung einer virtuellen verzögerung | |
| TW200701649A (en) | Phase locked loop circuit and method of locking a phase | |
| SE9502306D0 (sv) | Automatisk frekvensstyranordning | |
| TW200610273A (en) | Adjustable frequency delay-locked loop | |
| US7227921B2 (en) | Phase-locked loop (PLL) circuit for selectively correcting clock skew in different modes | |
| TW200723703A (en) | Damping coefficient variation devices, adjustable oscillators, phase locked loop circuits, and damping coefficient variation methods | |
| TW200419914A (en) | Voltage-controlled oscillator presetting circuit | |
| WO2004021572A3 (en) | Multiple band local oscillator frequency generation circuit | |
| KR930005232A (ko) | 반도체 집적회로 | |
| DE60043939D1 (de) | Breitbandresonanzschaltung für einen spannungsgesteuerter Oszillator mit hoher Geräuschimmunität | |
| NO932317D0 (no) | Svingningsenhet med forbedret frekvensstabilitet | |
| ATE304747T1 (de) | Eingangsschaltung für einen multiplexer mit einem dll phasendetector | |
| ATE257983T1 (de) | Frequenzgeneratorschaltung | |
| DE69930892D1 (de) | Frequenzsynthetisierer | |
| ATE447259T1 (de) | Verbesserungen des oder bezüglich des arbeitsfrequenzbereiches von verriegelungsschaltungen | |
| KR20010029078A (ko) | 위성통신 지상시스템의 중간주파수 변환 회로 | |
| TH65503A (th) | ระบบการจัดแนวอิเล็กทรอนิกส์สำหรับจูนเนอร์สัญญาณโทรทัศน์ | |
| KR950004719A (ko) | 전압제어 발진회로 내장 ic | |
| KR960006347A (ko) | 기준시각 대 주파수의 위상조절 회로 및 방법 | |
| KR950007318A (ko) | 위성수신기의 저잡음 블럭변환기용 제어신호발생회로 | |
| JPS5432719A (en) | Voltage control circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |