ATE364867T1 - Verfahren und gerät zur ausführung effizienter arithmetikoperationen in hardware - Google Patents

Verfahren und gerät zur ausführung effizienter arithmetikoperationen in hardware

Info

Publication number
ATE364867T1
ATE364867T1 AT02726404T AT02726404T ATE364867T1 AT E364867 T1 ATE364867 T1 AT E364867T1 AT 02726404 T AT02726404 T AT 02726404T AT 02726404 T AT02726404 T AT 02726404T AT E364867 T1 ATE364867 T1 AT E364867T1
Authority
AT
Austria
Prior art keywords
content
bit
value
accumulating device
result
Prior art date
Application number
AT02726404T
Other languages
English (en)
Inventor
Shay Gueron
Isaac Hadad
Original Assignee
Discretix Technologies Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Discretix Technologies Ltd filed Critical Discretix Technologies Ltd
Application granted granted Critical
Publication of ATE364867T1 publication Critical patent/ATE364867T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/728—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic using Montgomery reduction

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Hardware Redundancy (AREA)
  • Apparatus For Radiation Diagnosis (AREA)
AT02726404T 2001-06-21 2002-04-22 Verfahren und gerät zur ausführung effizienter arithmetikoperationen in hardware ATE364867T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IL14395101A IL143951A0 (en) 2001-06-21 2001-06-21 A method and apparatus for carrying out efficiently arithmetic computations in hardware

Publications (1)

Publication Number Publication Date
ATE364867T1 true ATE364867T1 (de) 2007-07-15

Family

ID=11075541

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02726404T ATE364867T1 (de) 2001-06-21 2002-04-22 Verfahren und gerät zur ausführung effizienter arithmetikoperationen in hardware

Country Status (8)

Country Link
US (1) US20040167952A1 (de)
EP (1) EP1421472B1 (de)
JP (1) JP2004534266A (de)
AT (1) ATE364867T1 (de)
AU (1) AU2002256871A1 (de)
DE (1) DE60220682D1 (de)
IL (1) IL143951A0 (de)
WO (1) WO2003001362A2 (de)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004226674A (ja) * 2003-01-23 2004-08-12 Renesas Technology Corp 情報処理方法
JP4544870B2 (ja) * 2004-01-26 2010-09-15 富士通セミコンダクター株式会社 演算回路装置
US20060140399A1 (en) * 2004-12-28 2006-06-29 Young David W Pre-calculation mechanism for signature decryption
ATE466329T1 (de) * 2005-10-28 2010-05-15 Telecom Italia Spa Verfahren zur skalarmultiplikation in gruppen elliptischer kurven über binäre polynomische körper für nebenkanalattacken-beständige kryptosysteme
JP5027422B2 (ja) * 2006-02-09 2012-09-19 ルネサスエレクトロニクス株式会社 剰余演算処理装置
US7805479B2 (en) * 2006-03-28 2010-09-28 Michael Andrew Moshier Scalable, faster method and apparatus for montgomery multiplication
US7912886B2 (en) * 2006-12-14 2011-03-22 Intel Corporation Configurable exponent FIFO
GB2451665B (en) 2007-08-08 2012-09-26 Cilag Gmbh Int Injection device
US8781112B2 (en) * 2007-11-02 2014-07-15 Certicom Corp. Signed montgomery arithmetic
JP5097138B2 (ja) * 2009-01-15 2012-12-12 シャープ株式会社 モンゴメリ乗算のための演算回路及び暗号回路
WO2011092552A1 (en) * 2010-01-28 2011-08-04 Nds Limited Exponentiation system
FR2974201B1 (fr) * 2011-04-18 2013-04-12 Inside Secure Circuit de multiplication de montgomery
FR2974202B1 (fr) 2011-04-18 2013-04-12 Inside Secure Procede de multiplication de montgomery
US20130301826A1 (en) * 2012-05-08 2013-11-14 Intel Corporation System, method, and program for protecting cryptographic algorithms from side-channel attacks
US9535656B2 (en) 2014-03-14 2017-01-03 International Business Machines Corporation Pipelined modular reduction and division
KR102132261B1 (ko) 2014-03-31 2020-08-06 삼성전자주식회사 비교 연산이 필요없이 최종 모듈러 감소를 하는 몽고메리 곱셈 방법 및 곱셈기
CN108242994B (zh) 2016-12-26 2021-08-13 阿里巴巴集团控股有限公司 密钥的处理方法和装置
US11196541B2 (en) 2017-01-20 2021-12-07 Enveil, Inc. Secure machine learning analytics using homomorphic encryption
US10972251B2 (en) 2017-01-20 2021-04-06 Enveil, Inc. Secure web browsing via homomorphic encryption
US10771237B2 (en) 2017-01-20 2020-09-08 Enveil, Inc. Secure analytics using an encrypted analytics matrix
US12309127B2 (en) 2017-01-20 2025-05-20 Enveil, Inc. End-to-end secure operations using a query vector
US11777729B2 (en) 2017-01-20 2023-10-03 Enveil, Inc. Secure analytics using term generation and homomorphic encryption
US11507683B2 (en) 2017-01-20 2022-11-22 Enveil, Inc. Query processing with adaptive risk decisioning
US10902133B2 (en) 2018-10-25 2021-01-26 Enveil, Inc. Computational operations in enclave computing environments
US10817262B2 (en) * 2018-11-08 2020-10-27 Enveil, Inc. Reduced and pipelined hardware architecture for Montgomery Modular Multiplication
CN111475135B (zh) * 2019-01-23 2023-06-16 阿里巴巴集团控股有限公司 一种乘法器
US11508263B2 (en) 2020-06-24 2022-11-22 Western Digital Technologies, Inc. Low complexity conversion to Montgomery domain
US11468797B2 (en) 2020-06-24 2022-10-11 Western Digital Technologies, Inc. Low complexity conversion to Montgomery domain
US11601258B2 (en) 2020-10-08 2023-03-07 Enveil, Inc. Selector derived encryption systems and methods
US12217018B2 (en) 2021-09-20 2025-02-04 Pqsecure Technologies, Llc Method and architecture for performing modular addition and multiplication sequences
US12500736B2 (en) * 2023-08-14 2025-12-16 Microsoft Technology Licensing, Llc Montgomery multiplier architecture

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6748410B1 (en) * 1997-05-04 2004-06-08 M-Systems Flash Disk Pioneers, Ltd. Apparatus and method for modular multiplication and exponentiation based on montgomery multiplication
JP3542278B2 (ja) * 1998-06-25 2004-07-14 株式会社東芝 モンゴメリ・リダクション装置及び記録媒体
CN1265280C (zh) * 2000-05-15 2006-07-19 艾蒙系统股份有限公司 扩展整数的计算域的范围

Also Published As

Publication number Publication date
EP1421472B1 (de) 2007-06-13
US20040167952A1 (en) 2004-08-26
EP1421472A2 (de) 2004-05-26
JP2004534266A (ja) 2004-11-11
WO2003001362A3 (en) 2004-03-04
IL143951A0 (en) 2003-09-17
AU2002256871A1 (en) 2003-01-08
WO2003001362A2 (en) 2003-01-03
DE60220682D1 (de) 2007-07-26

Similar Documents

Publication Publication Date Title
ATE364867T1 (de) Verfahren und gerät zur ausführung effizienter arithmetikoperationen in hardware
KR100686992B1 (ko) 프라임 팩터 알고리즘을 사용한 최적화된 이산 푸리에변환 방법 및 장치
ATE513275T1 (de) Produkt-summen-operations-schaltung und verfahren
Ionescu et al. Local and global well-posedness of periodic KP-I equations
EP2509253B1 (de) Simultanes Skalenmultiplikationsverfahren
JPH0474219A (ja) 高速乗算器
ATE63649T1 (de) Verfahren und geraet fuer numerische division.
EP2827516B1 (de) Verfahren und vorrichtung zur erzeugung eines verschlüsselungscodes und vorrichtung zur verarbeitung eines verschlüsselungscodes
Hung The action of the Steenrod squares on the modular invariants of linear groups
Álvarez et al. Efficient generator and pulse compressor for complementary sets of four sequences
Nemes On the Coefficients of the Asymptotic Expansion of n!
EP1049002A3 (de) Verfahren und Gerät zum effizienten Berechnen eines annähernden Quadrats einer Festkommazahl
WO2001095090A3 (en) Apparatus, methods and computer program products for performing high speed division calculations
Basiri et al. Implementing the arithmetic of C 3, 4 curves
DE60316342D1 (de) Multiplizierer mit nachschlagetabellen
Garcia et al. Efficient architectures for the generation and correlation of binary CSS derived from different kernel lengths
EP2442225A2 (de) Modulo-betriebsverfahren und vorrichtung dafür
JPS58129653A (ja) 乗算方式
RU2475810C2 (ru) УСТРОЙСТВО ДЛЯ ВЫЧИСЛЕНИЯ КОЭФФИЦИЕНТОВ БУЛЕВЫХ ПРЕОБРАЗОВАНИЙ НАД ПОЛЕМ ГАЛУА GF(2n)
RU2505849C2 (ru) Генератор сигналов, изменяющихся по булевым функциям
Donev Algorithm AS 313: An algorithm for the construction of crossover trials
Vahidi et al. A modified ADM for solving systems of linear Fredholm integral equations of the second kind
ATE334448T1 (de) Verfahren und schaltungsanordnung zur durchführung einer fast fourier transformation sowie anwendung derselben
Choi et al. Characteristic Polynomial of 90 UCA and Synthesis of CA using Transition Rule Blocks
Bunimov et al. Efficient parallel multiplication algorithm for large integers

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties