ATE417321T1 - Vermittlungs-/netzwerkadapterport für geclusterte computer mit einer kette von mehrfach adaptiven prozessoren in einem dual-inline- speichermodulformat - Google Patents

Vermittlungs-/netzwerkadapterport für geclusterte computer mit einer kette von mehrfach adaptiven prozessoren in einem dual-inline- speichermodulformat

Info

Publication number
ATE417321T1
ATE417321T1 AT02794847T AT02794847T ATE417321T1 AT E417321 T1 ATE417321 T1 AT E417321T1 AT 02794847 T AT02794847 T AT 02794847T AT 02794847 T AT02794847 T AT 02794847T AT E417321 T1 ATE417321 T1 AT E417321T1
Authority
AT
Austria
Prior art keywords
memory module
network adapter
adapter port
chain
switching
Prior art date
Application number
AT02794847T
Other languages
English (en)
Inventor
Jon Huppenthal
Thomas Seeman
Lee Burton
Original Assignee
Src Computers Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=25462158&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=ATE417321(T1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Src Computers Inc filed Critical Src Computers Inc
Application granted granted Critical
Publication of ATE417321T1 publication Critical patent/ATE417321T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
AT02794847T 2001-08-17 2002-05-06 Vermittlungs-/netzwerkadapterport für geclusterte computer mit einer kette von mehrfach adaptiven prozessoren in einem dual-inline- speichermodulformat ATE417321T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/932,330 US7373440B2 (en) 1997-12-17 2001-08-17 Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format

Publications (1)

Publication Number Publication Date
ATE417321T1 true ATE417321T1 (de) 2008-12-15

Family

ID=25462158

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02794847T ATE417321T1 (de) 2001-08-17 2002-05-06 Vermittlungs-/netzwerkadapterport für geclusterte computer mit einer kette von mehrfach adaptiven prozessoren in einem dual-inline- speichermodulformat

Country Status (7)

Country Link
US (2) US7373440B2 (de)
EP (1) EP1442378B1 (de)
JP (1) JP4128956B2 (de)
AT (1) ATE417321T1 (de)
CA (1) CA2456179A1 (de)
DE (1) DE60230309D1 (de)
WO (1) WO2003017118A1 (de)

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040236877A1 (en) * 1997-12-17 2004-11-25 Lee A. Burton Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM)
US7197575B2 (en) * 1997-12-17 2007-03-27 Src Computers, Inc. Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers
US7464295B2 (en) * 2002-10-11 2008-12-09 Broadcom Corporation Software programmable verification tool having multiple built-in self-test (BIST) modules for testing and debugging multiple devices under test (DUT)
US8108564B2 (en) 2003-10-30 2012-01-31 International Business Machines Corporation System and method for a configurable interface controller
US7539800B2 (en) 2004-07-30 2009-05-26 International Business Machines Corporation System, method and storage medium for providing segment level sparing
US7224595B2 (en) 2004-07-30 2007-05-29 International Business Machines Corporation 276-Pin buffered memory module with enhanced fault tolerance
US7389375B2 (en) * 2004-07-30 2008-06-17 International Business Machines Corporation System, method and storage medium for a multi-mode memory buffer device
US7296129B2 (en) 2004-07-30 2007-11-13 International Business Machines Corporation System, method and storage medium for providing a serialized memory interface with a bus repeater
US7356737B2 (en) 2004-10-29 2008-04-08 International Business Machines Corporation System, method and storage medium for testing a memory module
US20060095620A1 (en) * 2004-10-29 2006-05-04 International Business Machines Corporation System, method and storage medium for merging bus data in a memory subsystem
US7305574B2 (en) 2004-10-29 2007-12-04 International Business Machines Corporation System, method and storage medium for bus calibration in a memory subsystem
US7331010B2 (en) 2004-10-29 2008-02-12 International Business Machines Corporation System, method and storage medium for providing fault detection and correction in a memory subsystem
US7441060B2 (en) 2004-10-29 2008-10-21 International Business Machines Corporation System, method and storage medium for providing a service interface to a memory system
US7395476B2 (en) 2004-10-29 2008-07-01 International Business Machines Corporation System, method and storage medium for providing a high speed test interface to a memory subsystem
US7512762B2 (en) 2004-10-29 2009-03-31 International Business Machines Corporation System, method and storage medium for a memory subsystem with positional read data latency
US7299313B2 (en) 2004-10-29 2007-11-20 International Business Machines Corporation System, method and storage medium for a memory subsystem command interface
US7277988B2 (en) 2004-10-29 2007-10-02 International Business Machines Corporation System, method and storage medium for providing data caching and data compression in a memory subsystem
US7478259B2 (en) * 2005-10-31 2009-01-13 International Business Machines Corporation System, method and storage medium for deriving clocks in a memory system
US7685392B2 (en) * 2005-11-28 2010-03-23 International Business Machines Corporation Providing indeterminate read data latency in a memory system
US8984256B2 (en) * 2006-02-03 2015-03-17 Russell Fish Thread optimized multiprocessor architecture
US7636813B2 (en) 2006-05-22 2009-12-22 International Business Machines Corporation Systems and methods for providing remote pre-fetch buffers
US7594055B2 (en) 2006-05-24 2009-09-22 International Business Machines Corporation Systems and methods for providing distributed technology independent memory controllers
US7640386B2 (en) * 2006-05-24 2009-12-29 International Business Machines Corporation Systems and methods for providing memory modules with multiple hub devices
US7584336B2 (en) 2006-06-08 2009-09-01 International Business Machines Corporation Systems and methods for providing data modification operations in memory subsystems
US7493439B2 (en) * 2006-08-01 2009-02-17 International Business Machines Corporation Systems and methods for providing performance monitoring in a memory system
US7669086B2 (en) * 2006-08-02 2010-02-23 International Business Machines Corporation Systems and methods for providing collision detection in a memory system
US7581073B2 (en) 2006-08-09 2009-08-25 International Business Machines Corporation Systems and methods for providing distributed autonomous power management in a memory system
US7587559B2 (en) * 2006-08-10 2009-09-08 International Business Machines Corporation Systems and methods for memory module power management
US7539842B2 (en) 2006-08-15 2009-05-26 International Business Machines Corporation Computer memory system for selecting memory buses according to physical memory organization information stored in virtual address translation tables
US7490217B2 (en) 2006-08-15 2009-02-10 International Business Machines Corporation Design structure for selecting memory busses according to physical memory organization information stored in virtual address translation tables
US7477522B2 (en) 2006-10-23 2009-01-13 International Business Machines Corporation High density high reliability memory module with a fault tolerant address and command bus
US7870459B2 (en) * 2006-10-23 2011-01-11 International Business Machines Corporation High density high reliability memory module with power gating and a fault tolerant address and command bus
US7721140B2 (en) * 2007-01-02 2010-05-18 International Business Machines Corporation Systems and methods for improving serviceability of a memory system
US7606988B2 (en) * 2007-01-29 2009-10-20 International Business Machines Corporation Systems and methods for providing a dynamic memory bank page policy
US7603526B2 (en) * 2007-01-29 2009-10-13 International Business Machines Corporation Systems and methods for providing dynamic memory pre-fetch
KR20080105390A (ko) * 2007-05-30 2008-12-04 삼성전자주식회사 플래시 메모리에 사용되는 명령어들을 제어하는 방법 및장치
US9081901B2 (en) * 2007-10-31 2015-07-14 Raytheon Company Means of control for reconfigurable computers
US20090119114A1 (en) * 2007-11-02 2009-05-07 David Alaniz Systems and Methods for Enabling Customer Service
US7886103B2 (en) * 2008-09-08 2011-02-08 Cisco Technology, Inc. Input-output module, processing platform and method for extending a memory interface for input-output operations
EP2366144B1 (de) * 2008-10-15 2015-09-30 Hyperion Core, Inc. Sequentieller prozessor mit einem alu-array
US9111068B2 (en) * 2009-11-25 2015-08-18 Howard University Multiple-memory application-specific digital signal processor
JP5555116B2 (ja) * 2010-09-29 2014-07-23 キヤノン株式会社 情報処理装置、及び、プロセッサ間通信制御方法
US20120117318A1 (en) 2010-11-05 2012-05-10 Src Computers, Inc. Heterogeneous computing system comprising a switch/network adapter port interface utilizing load-reduced dual in-line memory modules (lr-dimms) incorporating isolation memory buffers
US20120179883A1 (en) * 2011-01-12 2012-07-12 Broadcom Corpotation System and method for dynamically adjusting memory performance
CN102141971B (zh) * 2011-01-13 2012-10-17 哈尔滨工业大学 具有大容量存储功能的1553b硬件定时通讯模块
US20130157639A1 (en) 2011-12-16 2013-06-20 SRC Computers, LLC Mobile electronic devices utilizing reconfigurable processing techniques to enable higher speed applications with lowered power consumption
US9530483B2 (en) 2014-05-27 2016-12-27 Src Labs, Llc System and method for retaining dram data when reprogramming reconfigurable devices with DRAM memory controllers incorporating a data maintenance block colocated with a memory module or subsystem
US9153311B1 (en) 2014-05-27 2015-10-06 SRC Computers, LLC System and method for retaining DRAM data when reprogramming reconfigurable devices with DRAM memory controllers

Family Cites Families (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59206972A (ja) 1983-05-10 1984-11-22 Toshiba Corp 共有メモリ
US4763294A (en) * 1985-12-19 1988-08-09 Wang Laboratories, Inc. Method and apparatus for floating point operations
US4783730A (en) * 1986-09-19 1988-11-08 Datapoint Corporation Input/output control technique utilizing multilevel memory structure for processor and I/O communication
JPH0821087B2 (ja) 1986-09-30 1996-03-04 日本電信電話株式会社 ３次元陰影画像生成処理方法
EP0360527B1 (de) * 1988-09-19 1995-01-04 Fujitsu Limited Paralleles Rechnersystem mit Verwendung eines SIMD-Verfahrens
US4972457A (en) * 1989-01-19 1990-11-20 Spectrum Information Technologies, Inc. Portable hybrid communication system and methods
EP0489504B1 (de) 1990-11-30 1997-03-05 International Business Machines Corporation Bidirektionaler FIFO-Puffer zur Schnittstellenbildung zwischen zwei Bussen
US5265218A (en) 1992-05-19 1993-11-23 Sun Microsystems, Inc. Bus architecture for integrated data and video memory
US5802290A (en) * 1992-07-29 1998-09-01 Virtual Computer Corporation Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed
US5857109A (en) * 1992-11-05 1999-01-05 Giga Operations Corporation Programmable logic device for real time video processing
US5509134A (en) * 1993-06-30 1996-04-16 Intel Corporation Method and apparatus for execution of operations in a flash memory array
US6038431A (en) 1994-03-14 2000-03-14 Matsushita Electric Industrial Co., Ltd Card-type electronic device for adding a data communication function to an apparatus without hardware modification of the apparatus
US6052773A (en) * 1995-02-10 2000-04-18 Massachusetts Institute Of Technology DPGA-coupled microprocessors
US5570040A (en) * 1995-03-22 1996-10-29 Altera Corporation Programmable logic array integrated circuit incorporating a first-in first-out memory
NZ310074A (en) * 1995-06-06 1999-09-29 Vincent Chow Dual pin nip microphotodiode retinal implants
US5673204A (en) * 1995-07-06 1997-09-30 Sun Microsystems, Inc. Loopback video preview for a computer display
US6148356A (en) * 1995-12-27 2000-11-14 Intel Corporation Scalable computer system
US5889959A (en) * 1996-01-05 1999-03-30 Unisys Corporation Fast write initialization method and system for loading channel adapter microcode
US5903771A (en) 1996-01-16 1999-05-11 Alacron, Inc. Scalable multi-processor architecture for SIMD and MIMD operations
US5737766A (en) * 1996-02-14 1998-04-07 Hewlett Packard Company Programmable gate array configuration memory which allows sharing with user memory
US6047343A (en) 1996-06-05 2000-04-04 Compaq Computer Corporation Method and apparatus for detecting insertion and removal of a memory module using standard connectors
US5892962A (en) * 1996-11-12 1999-04-06 Lucent Technologies Inc. FPGA-based processor
US5911778A (en) * 1996-12-31 1999-06-15 Sun Microsystems, Inc. Processing system security
US5915104A (en) * 1997-01-09 1999-06-22 Silicon Graphics, Inc. High bandwidth PCI to packet switched router bridge having minimized memory latency
US5923682A (en) 1997-01-29 1999-07-13 Micron Technology, Inc. Error correction chip for memory applications
US5953502A (en) * 1997-02-13 1999-09-14 Helbig, Sr.; Walter A Method and apparatus for enhancing computer system security
US6094532A (en) * 1997-03-25 2000-07-25 Sun Microsystems, Inc. Multiprocessor distributed memory system and board and methods therefor
US6202111B1 (en) * 1997-05-13 2001-03-13 Micron Electronics, Inc. Method for the hot add of a network adapter on a system including a statically loaded adapter driver
JPH1115773A (ja) 1997-06-24 1999-01-22 Matsushita Electron Corp 半導体集積回路、コンピュータシステム、データ処理装置及びデータ処理方法
US5966534A (en) * 1997-06-27 1999-10-12 Cooke; Laurence H. Method for compiling high level programming languages into an integrated processor with reconfigurable logic
US6026478A (en) 1997-08-01 2000-02-15 Micron Technology, Inc. Split embedded DRAM processor
US5978862A (en) * 1997-08-08 1999-11-02 Toshiba America Information Systems, Inc. PCMCIA card dynamically configured in first mode to program FPGA controlling application specific circuit and in second mode to operate as an I/O device
US6633945B1 (en) * 1997-12-07 2003-10-14 Conexant Systems, Inc. Fully connected cache coherent multiprocessing systems
US6076152A (en) 1997-12-17 2000-06-13 Src Computers, Inc. Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem
US6052134A (en) * 1997-12-22 2000-04-18 Compaq Computer Corp. Memory controller and method for dynamic page management
US6480927B1 (en) * 1997-12-31 2002-11-12 Unisys Corporation High-performance modular memory system with crossbar connections
US6108730A (en) * 1998-02-27 2000-08-22 International Business Machines Corporation Memory card adapter insertable into a motherboard memory card socket comprising a memory card receiving socket having the same configuration as the motherboard memory card socket
US6192439B1 (en) 1998-08-11 2001-02-20 Hewlett-Packard Company PCI-compliant interrupt steering architecture
JP3748723B2 (ja) 1998-11-24 2006-02-22 富士通株式会社 共通化パッケージ
US6326973B1 (en) * 1998-12-07 2001-12-04 Compaq Computer Corporation Method and system for allocating AGP/GART memory from the local AGP memory controller in a highly parallel system architecture (HPSA)
WO2000041182A1 (en) * 1998-12-30 2000-07-13 Intel Corporation Memory array organization
WO2000049496A1 (en) * 1999-02-15 2000-08-24 Koninklijke Philips Electronics N.V. Data processor with a configurable functional unit and method using such a data processor
US6295571B1 (en) * 1999-03-19 2001-09-25 Times N Systems, Inc. Shared memory apparatus and method for multiprocessor systems
US6581157B1 (en) * 1999-04-26 2003-06-17 3Com Corporation System and method for detecting and updating non-volatile memory on an electronic adapter board installed in a computing system
US6446192B1 (en) 1999-06-04 2002-09-03 Embrace Networks, Inc. Remote monitoring and control of equipment over computer networks using a single web interfacing chip
US6577621B1 (en) 1999-06-22 2003-06-10 Ericsson Inc. System and method for providing high-speed local telecommunications access
GB2352548B (en) * 1999-07-26 2001-06-06 Sun Microsystems Inc Method and apparatus for executing standard functions in a computer system
US20030068920A1 (en) 1999-12-14 2003-04-10 Che-Yu Li High density, high frequency memory chip modules having thermal management structures
US6452700B1 (en) 2001-01-11 2002-09-17 R&Dm Foundation Computer backplane employing free space optical interconnect
AU2003253826A1 (en) 2002-07-08 2004-01-23 Globespanvirata Incorporated Dma scheduling mechanism

Also Published As

Publication number Publication date
JP2005500621A (ja) 2005-01-06
EP1442378A4 (de) 2006-05-24
US7373440B2 (en) 2008-05-13
EP1442378A1 (de) 2004-08-04
EP1442378B1 (de) 2008-12-10
US20050091434A1 (en) 2005-04-28
US20020019926A1 (en) 2002-02-14
JP4128956B2 (ja) 2008-07-30
DE60230309D1 (de) 2009-01-22
WO2003017118A1 (en) 2003-02-27
US7421524B2 (en) 2008-09-02
CA2456179A1 (en) 2003-02-27

Similar Documents

Publication Publication Date Title
ATE417321T1 (de) Vermittlungs-/netzwerkadapterport für geclusterte computer mit einer kette von mehrfach adaptiven prozessoren in einem dual-inline- speichermodulformat
US20030061432A1 (en) Computer system architecture and memory controller for close-coupling within a hybrid processing system utilizing an adaptive processor interface port
ATE410735T1 (de) Mehrprozessorsystem und -verfahren mit mehreren speicher-hub-modulen
JP2005141739A (ja) Ｐｃｉエクスプレスリンクのダイナミック再構成
KR20010032954A (ko) 인터럽트 데스티네이션 리다이렉션 및 레벨 트리거인터럽트 시맨틱스를 지원하는 트랜잭션
AU2003222411A8 (en) Access to a wide memory
WO2004064413A3 (en) Switch/network adapter port coupling a reconfigurable processing element for microprocessors with interleaved memory controllers
US9250831B1 (en) Isolated shared memory architecture (iSMA)
TW594489B (en) Apparatus and method for monitoring computer system resources
US20090228628A1 (en) Multi-fpga pci express x16 architecture
CN100368957C (zh) 一种多io扩展接口的服务器主板装置
ATE430961T1 (de) Verfahren und vorrichtung zur transaktionsarbitrierung zwischen rechnersystembereichen
US6081862A (en) Switching system for optimization of signal reflection
TW200723301A (en) Semiconductor memory card
DE60001450D1 (de) Vorrichtung zur funktionellen Widergabe einer spezifischen integrierten Halbleiterschaltung und deren Verwendung als Emulationsvorrichtung
CN101118511A (zh) 基本输入输出系统支持直立卡的方法
CN1328675C (zh) 一种pci仲裁模式可配置装置及其仲裁模式转换方法
WO2019236057A1 (en) Route demultiplexed signal pairs
NO995774D0 (no) Distribuert elektronisk databehandling
KR19990031838U (ko) 피씨이아이 브리지 보드를 갖는 컴퓨터
KR20060088879A (ko) 복수의 메모리 구조를 포함하는 반도체 디바이스
WO2019085849A1 (zh) 一种存储设备及存储系统
Brown PC/104-ISA to PCI
JP2005202867A (ja) 演算装置

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties