ATE434922T1 - Gedruckte leiterplatte mit einem mehrschichtigen widerstand und verfahren zur herstellung - Google Patents
Gedruckte leiterplatte mit einem mehrschichtigen widerstand und verfahren zur herstellungInfo
- Publication number
- ATE434922T1 ATE434922T1 AT00906973T AT00906973T ATE434922T1 AT E434922 T1 ATE434922 T1 AT E434922T1 AT 00906973 T AT00906973 T AT 00906973T AT 00906973 T AT00906973 T AT 00906973T AT E434922 T1 ATE434922 T1 AT E434922T1
- Authority
- AT
- Austria
- Prior art keywords
- resistor
- circuit board
- printed circuit
- producing
- inductance
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistors, capacitors or inductors
- H05K1/167—Printed circuits incorporating printed electric components, e.g. printed resistors, capacitors or inductors incorporating printed resistors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0187—Dielectric layers with regions of different dielectrics in the same layer, e.g. in a printed capacitor for locally changing the dielectric properties
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0302—Properties and characteristics in general
- H05K2201/0317—Thin film conductor layer; Thin film passive component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09672—Superposed layout, i.e. in different planes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09845—Stepped hole, via, edge, bump or conductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10045—Mounted network component having plural terminals
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0361—Stripping a part of an upper metal layer to expose a lower metal layer, e.g. by etching or using a laser
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0023—Etching of the substrate by chemical or physical means by exposure and development of a photosensitive insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49082—Resistor making
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Apparatuses And Processes For Manufacturing Resistors (AREA)
- Laminated Bodies (AREA)
- Non-Adjustable Resistors (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/268,956 US6194990B1 (en) | 1999-03-16 | 1999-03-16 | Printed circuit board with a multilayer integral thin-film metal resistor and method therefor |
| PCT/US2000/001420 WO2000055868A1 (en) | 1999-03-16 | 2000-01-20 | Printed circuit board with a multilayer integral thin-film metal resistor and method therefor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE434922T1 true ATE434922T1 (de) | 2009-07-15 |
Family
ID=23025238
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT00906973T ATE434922T1 (de) | 1999-03-16 | 2000-01-20 | Gedruckte leiterplatte mit einem mehrschichtigen widerstand und verfahren zur herstellung |
Country Status (7)
| Country | Link |
|---|---|
| US (2) | US6194990B1 (de) |
| EP (1) | EP1082732B1 (de) |
| JP (1) | JP2002539634A (de) |
| AT (1) | ATE434922T1 (de) |
| DE (1) | DE60042438D1 (de) |
| TW (1) | TW496114B (de) |
| WO (1) | WO2000055868A1 (de) |
Families Citing this family (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6542379B1 (en) * | 1999-07-15 | 2003-04-01 | International Business Machines Corporation | Circuitry with integrated passive components and method for producing |
| US6212078B1 (en) * | 1999-10-27 | 2001-04-03 | Microcoating Technologies | Nanolaminated thin film circuitry materials |
| CN1315822A (zh) * | 2000-03-30 | 2001-10-03 | 日本胜利株式会社 | 印刷电路板的薄膜电阻体元件及其形成方法 |
| DE10116531B4 (de) * | 2000-04-04 | 2008-06-19 | Koa Corp., Ina | Widerstand mit niedrigem Widerstandswert |
| US6541137B1 (en) | 2000-07-31 | 2003-04-01 | Motorola, Inc. | Multi-layer conductor-dielectric oxide structure |
| US7372127B2 (en) * | 2001-02-15 | 2008-05-13 | Integral Technologies, Inc. | Low cost and versatile resistors manufactured from conductive loaded resin-based materials |
| US7038572B2 (en) * | 2001-03-19 | 2006-05-02 | Vishay Dale Electronics, Inc. | Power chip resistor |
| KR100382565B1 (ko) * | 2001-04-20 | 2003-05-09 | 삼성전기주식회사 | 매립된 저항을 갖는 인쇄회로기판의 제조방법 |
| TW518616B (en) * | 2001-06-01 | 2003-01-21 | Phoenix Prec Technology Corp | Method of manufacturing multi-layer circuit board with embedded passive device |
| DE10128433C1 (de) * | 2001-06-12 | 2002-10-02 | Carl-Albrecht Schiller | Induktionsarmer, niederohmiger elektrischer Widerstand |
| US6876104B1 (en) * | 2001-11-27 | 2005-04-05 | Yazaki North America, Inc. | High-speed switching circuit and automotive accessory controller using same |
| US6751113B2 (en) | 2002-03-07 | 2004-06-15 | Netlist, Inc. | Arrangement of integrated circuits in a memory module |
| US20040075528A1 (en) * | 2002-10-22 | 2004-04-22 | Oak-Mitsui, Inc. | Printed circuit heaters with ultrathin low resistivity materials |
| US6924726B2 (en) * | 2002-11-19 | 2005-08-02 | Abb Ab | Liquid-cooled high-power resistor |
| US6892443B2 (en) * | 2002-11-25 | 2005-05-17 | Vishay Intertechnology | Method of manufacturing a resistor |
| US7391342B1 (en) * | 2003-02-05 | 2008-06-24 | Zilog, Inc. | Low-cost keypad encoding circuit |
| US20040187297A1 (en) * | 2003-03-27 | 2004-09-30 | E Touch Corporation | Method of fabricating a polymer resistor in an interconnection via |
| US20040192039A1 (en) * | 2003-03-27 | 2004-09-30 | E Touch Corporation | Method of fabricating a multi-layer circuit structure having embedded polymer resistors |
| US20040196136A1 (en) * | 2003-04-07 | 2004-10-07 | Tai-Her Yang | Low-inductance resistance device with bi-directional archimedian spiral layout |
| US7154196B2 (en) * | 2003-07-09 | 2006-12-26 | Motorola, Inc. | Printed circuit board for a three-phase power device having embedded directional impedance control channels |
| US20050086037A1 (en) * | 2003-09-29 | 2005-04-21 | Pauley Robert S. | Memory device load simulator |
| US20050018495A1 (en) * | 2004-01-29 | 2005-01-27 | Netlist, Inc. | Arrangement of integrated circuits in a memory module |
| US7022464B2 (en) * | 2004-08-25 | 2006-04-04 | Peter Kukanskis | Integral plated resistor and method for the manufacture of printed circuit boards comprising the same |
| JP3841814B1 (ja) | 2005-04-28 | 2006-11-08 | 三井金属鉱業株式会社 | キャパシタ層形成材及びそのキャパシタ層形成材の製造方法 |
| US7451540B2 (en) * | 2006-10-24 | 2008-11-18 | Motorola, Inc. | Method for fabricating a printed circuit board |
| US20090193647A1 (en) * | 2008-02-01 | 2009-08-06 | Bui Tanh M | Method for fabricating a feedback potentiometer |
| CN101937748B (zh) * | 2010-07-23 | 2013-03-20 | 日月光半导体制造股份有限公司 | 电阻器模块及其制造方法 |
| US20140008104A1 (en) * | 2012-02-08 | 2014-01-09 | Panasonic Corporation | Resistance-formed substrate and method for manufacturing same |
| US8686568B2 (en) | 2012-09-27 | 2014-04-01 | Advanced Semiconductor Engineering, Inc. | Semiconductor package substrates having layered circuit segments, and related methods |
| CN107743341A (zh) * | 2017-09-28 | 2018-02-27 | 衢州顺络电路板有限公司 | 提高内埋电阻信赖性的印制线路板及其制造方法 |
| US10665370B2 (en) * | 2018-08-08 | 2020-05-26 | Qualcomm Incorporated | Co-wound resistor |
Family Cites Families (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US2945180A (en) * | 1957-04-17 | 1960-07-12 | Louis W Parker | Shunts for printed circuit meters |
| US3808576A (en) * | 1971-01-15 | 1974-04-30 | Mica Corp | Circuit board with resistance layer |
| GB1404694A (en) * | 1972-08-09 | 1975-09-03 | Hitachi Ltd | High resistance resistor device for dc high voltage circuits |
| JPS5331722A (en) * | 1976-09-04 | 1978-03-25 | Ando Atsuo | Method of surface reforming marble boards |
| JPS5378050A (en) * | 1976-12-21 | 1978-07-11 | Nitto Electric Ind Co | Multilayer resistance circuit board |
| US4174513A (en) * | 1978-04-05 | 1979-11-13 | American Components Inc. | Foil type resistor with firmly fixed lead wires |
| JPS5678148A (en) * | 1979-11-30 | 1981-06-26 | Hitachi Ltd | Resistance temperature compensation circuit |
| US4888574A (en) | 1985-05-29 | 1989-12-19 | 501 Ohmega Electronics, Inc. | Circuit board material and method of making |
| US4737747A (en) * | 1986-07-01 | 1988-04-12 | Motorola, Inc. | Printed circuit resistive element |
| JPS63258001A (ja) * | 1987-04-15 | 1988-10-25 | 株式会社村田製作所 | 抵抗素子 |
| US4892776A (en) | 1987-09-02 | 1990-01-09 | Ohmega Electronics, Inc. | Circuit board material and electroplating bath for the production thereof |
| EP0330210A3 (de) * | 1988-02-26 | 1990-11-07 | Gould Electronics Inc. | Metallische Widerstandsschichten und Verfahren zu ihrer Herstellung |
| DE4025715C1 (de) * | 1990-08-14 | 1992-04-02 | Robert Bosch Gmbh, 7000 Stuttgart, De | |
| US5483217A (en) * | 1992-07-15 | 1996-01-09 | Nippondenso Co., Ltd. | Electronic circuit device |
| DE4240812A1 (de) * | 1992-12-04 | 1994-06-09 | Bosch Gmbh Robert | Heizeranordnung für einen Meßfühler zur Bestimmung von Bestandteilen in Gasen |
| JP3284694B2 (ja) * | 1993-09-20 | 2002-05-20 | 富士通株式会社 | 多層抵抗モジュール |
| US5907273A (en) * | 1993-11-24 | 1999-05-25 | Rochester Gauges, Inc. | Linear positioning indicator |
| US5422313A (en) * | 1994-05-03 | 1995-06-06 | Texas Instruments Incorporated | Integrated circuit device and manufacturing method using photoresist lead covering |
| KR100272739B1 (ko) * | 1994-05-13 | 2000-11-15 | 기타지마 요시토시 | 다층 프린트 배선판과 그 제조방법 및, 전사용 원판과 그 제조방법 |
| DE69528897T2 (de) * | 1994-06-09 | 2003-10-09 | Tyco Electronics Corp., Middleton | Elektrische bauelemente |
| JPH0832029A (ja) * | 1994-07-18 | 1996-02-02 | Fujitsu Ltd | 混成集積回路の製造方法 |
| EP0725969B1 (de) * | 1994-08-05 | 1998-09-30 | Koninklijke Philips Electronics N.V. | Elektrische widerstandsstruktur |
| JPH08307054A (ja) * | 1995-03-03 | 1996-11-22 | Dainippon Printing Co Ltd | 多層プリント配線板およびその製造方法 |
| US6248612B1 (en) * | 1997-06-20 | 2001-06-19 | Substrate Technologies, Inc. | Method for making a substrate for an integrated circuit package |
| US6141870A (en) * | 1997-08-04 | 2000-11-07 | Peter K. Trzyna | Method for making electrical device |
| US5994997A (en) * | 1997-11-24 | 1999-11-30 | Motorola, Inc. | Thick-film resistor having concentric terminals and method therefor |
| US6232042B1 (en) * | 1998-07-07 | 2001-05-15 | Motorola, Inc. | Method for manufacturing an integral thin-film metal resistor |
-
1999
- 1999-03-16 US US09/268,956 patent/US6194990B1/en not_active Expired - Fee Related
-
2000
- 2000-01-20 AT AT00906973T patent/ATE434922T1/de not_active IP Right Cessation
- 2000-01-20 EP EP00906973A patent/EP1082732B1/de not_active Expired - Lifetime
- 2000-01-20 DE DE60042438T patent/DE60042438D1/de not_active Expired - Lifetime
- 2000-01-20 WO PCT/US2000/001420 patent/WO2000055868A1/en not_active Ceased
- 2000-01-20 JP JP2000606018A patent/JP2002539634A/ja active Pending
- 2000-02-15 TW TW089102508A patent/TW496114B/zh not_active IP Right Cessation
- 2000-02-18 US US09/507,579 patent/US6440318B1/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US6440318B1 (en) | 2002-08-27 |
| DE60042438D1 (de) | 2009-08-06 |
| JP2002539634A (ja) | 2002-11-19 |
| TW496114B (en) | 2002-07-21 |
| EP1082732A1 (de) | 2001-03-14 |
| US6194990B1 (en) | 2001-02-27 |
| WO2000055868A1 (en) | 2000-09-21 |
| EP1082732B1 (de) | 2009-06-24 |
| EP1082732A4 (de) | 2006-11-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE434922T1 (de) | Gedruckte leiterplatte mit einem mehrschichtigen widerstand und verfahren zur herstellung | |
| ATE488844T1 (de) | Verfahren zur herstellung eines mehrschichtigen elektronischen bauelementes und mehrschichtiges bauelement | |
| ATE367256T1 (de) | Verfahren zur herstellung eines aus mehreren schichten bestehenden dreidimensionalen bauteils | |
| DE69332482D1 (de) | Verfahren zur herstellung eines elektronischen schaltungsmoduls mit hoher integrationsdichte | |
| DE69835659D1 (de) | Mehrschichtiges keramisches Substrat mit einem passiven Bauelement, sowie Herstellungsverfahren | |
| EP1592061A3 (de) | Mehrlagensubstrat mit internen Komponenten | |
| DE60045520D1 (de) | Induktivität für integrierte schaltung und herstellungsverfahren | |
| EP0763967A3 (de) | Mehrschichtige gedruckte Schaltungsplatte | |
| CA2198488A1 (en) | Printed circuit board inductor | |
| EP1139705A4 (de) | Gedruckte leiterplatte und ihre herstellung | |
| DE60335074D1 (de) | Kondensator und Verfahren zu dessen Herstellung, und Leiterplatte mit einem eingebauten Kondensator und Verfahren zu deren Herstellung | |
| EP1809083A3 (de) | Mehrschichtige Leiterplatte | |
| DE60005671D1 (de) | Herstellungsverfahren einer laminierten karte mit einer zwischenschicht aus petg | |
| CA2364918A1 (en) | Method for manufacturing a multilayer printed circuit board and composite foil for use therein | |
| DE69315907D1 (de) | Elektronisches Vielschichtbauteil, Verfahren zur dessen Herstellung und Verfahren zur Messung seiner Charakteristiken | |
| DE69710609D1 (de) | Herstellungsverfahern eines integrierten schaltkreises mit unterschiedlicher gateoxidedicke | |
| DE69926939D1 (de) | Verfahren zur Herstellung einer mehrschichtigen gedruckten Leiterplatte | |
| DE69334180D1 (de) | Verfahren zur herstellung eines halbleiterbauelements mit mindestens einem chip und entsprechendes bauelement. | |
| DE69007597D1 (de) | Laminate aus weichen polymeren Lagen und ihre Herstellung. | |
| ATE535138T1 (de) | Elektronisches verbundbauteil und verfahren zu seiner herstellung | |
| DE69930970D1 (de) | Mehrschichtige gedruckte leiterplatte und ihre herstellungsmethode | |
| ATE136420T1 (de) | Verfahren zur herstellung von mehrschichtleiterplatten | |
| GB2405262A (en) | A multi-layer inductor formed in a semiconductor substrate and having a core of ferromagnetic material | |
| AU2001282235A1 (en) | Method for making a circuitry comprising conductive tracks, chips and micro-viasand use of same for producing printed circuits and multilayer modules with high density of integration | |
| DE69300615D1 (de) | Mehrschichtige Leiterplatte und Herstellungsverfahren. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |