ATE491956T1 - Scanprüfverfahren - Google Patents

Scanprüfverfahren

Info

Publication number
ATE491956T1
ATE491956T1 AT06795934T AT06795934T ATE491956T1 AT E491956 T1 ATE491956 T1 AT E491956T1 AT 06795934 T AT06795934 T AT 06795934T AT 06795934 T AT06795934 T AT 06795934T AT E491956 T1 ATE491956 T1 AT E491956T1
Authority
AT
Austria
Prior art keywords
test vector
clock signal
shift register
testing
integrated circuit
Prior art date
Application number
AT06795934T
Other languages
English (en)
Inventor
Laurent Souef
Didier Gayraud
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE491956T1 publication Critical patent/ATE491956T1/de

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318594—Timing aspects

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Magnetic Resonance Imaging Apparatus (AREA)
  • Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
  • Electrotherapy Devices (AREA)
AT06795934T 2005-09-08 2006-09-07 Scanprüfverfahren ATE491956T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP05300728 2005-09-08
PCT/IB2006/053142 WO2007029190A2 (en) 2005-09-08 2006-09-07 Scan testing methods

Publications (1)

Publication Number Publication Date
ATE491956T1 true ATE491956T1 (de) 2011-01-15

Family

ID=37836229

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06795934T ATE491956T1 (de) 2005-09-08 2006-09-07 Scanprüfverfahren

Country Status (7)

Country Link
US (1) US7870452B2 (de)
EP (1) EP1927004B1 (de)
JP (1) JP2009508101A (de)
CN (1) CN101258417B (de)
AT (1) ATE491956T1 (de)
DE (1) DE602006018962D1 (de)
WO (1) WO2007029190A2 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8078926B2 (en) * 2009-09-14 2011-12-13 Lsi Corporation Test pin gating for dynamic optimization
JP5743055B2 (ja) 2010-12-16 2015-07-01 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． 半導体装置
CN102156259B (zh) * 2011-04-02 2013-07-03 北京大学深圳研究生院 一种集成电路的测试方法及一种集成电路
US9759772B2 (en) * 2011-10-28 2017-09-12 Teradyne, Inc. Programmable test instrument
US10776233B2 (en) 2011-10-28 2020-09-15 Teradyne, Inc. Programmable test instrument
US9470759B2 (en) 2011-10-28 2016-10-18 Teradyne, Inc. Test instrument having a configurable interface
CN103675650B (zh) * 2013-12-25 2017-01-18 北京航天测控技术有限公司 一种嵌入式边界扫描数据压缩、合成方法及装置
JP6209299B1 (ja) * 2016-04-28 2017-10-04 イノチオ インクＩｎｎｏｔｉｏ Ｉｎｃ． Ｉｃチップテスト装置、ｉｃチップテスト方法、及びｉｃチップテストシステム
TWI603104B (zh) * 2015-09-14 2017-10-21 Integrated circuit with scan test and test method
US10088525B2 (en) * 2016-02-11 2018-10-02 Texas Instruments Incorporated Non-interleaved scan operation for achieving higher scan throughput in presence of slower scan outputs
KR102505721B1 (ko) * 2016-03-25 2023-03-06 에스케이하이닉스 주식회사 반도체 장치 및 이를 위한 특성 측정 회로
CN106874601A (zh) * 2017-02-20 2017-06-20 中国人民解放军国防科学技术大学 一种扫描链重定序方法
US11768239B1 (en) * 2021-05-12 2023-09-26 Marvell Asia Pte Ltd Method and apparatus for timing-annotated scan-chain testing using parallel testbench
CN115881203B (zh) * 2021-09-29 2026-01-13 瑞昱半导体股份有限公司 测试系统以及测试方法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4594711A (en) * 1983-11-10 1986-06-10 Texas Instruments Incorporated Universal testing circuit and method
DE69032851T2 (de) * 1989-09-29 1999-05-12 Fujitsu Ltd., Kawasaki, Kanagawa Integrierte Schaltung vom Josephson-Typ mit einer Ausgangsschnittstelle, welche die Ausgangsdaten mit reduzierter Taktfrequenz liefern kann
US6591388B1 (en) 2000-04-18 2003-07-08 International Business Machines Corporation High speed sink/source register to reduce level sensitive scan design test time
US6510534B1 (en) 2000-06-29 2003-01-21 Logicvision, Inc. Method and apparatus for testing high performance circuits
US6681359B1 (en) * 2000-08-07 2004-01-20 Cypress Semiconductor Corp. Semiconductor memory self-test controllable at board level using standard interface
GB2370364B (en) * 2000-12-22 2004-06-30 Advanced Risc Mach Ltd Testing integrated circuits
US7007213B2 (en) * 2001-02-15 2006-02-28 Syntest Technologies, Inc. Multiple-capture DFT system for detecting or locating crossing clock-domain faults during self-test or scan-test
US6789220B1 (en) * 2001-05-03 2004-09-07 Xilinx, Inc. Method and apparatus for vector processing
US7194669B2 (en) 2003-02-14 2007-03-20 Logicvision, Inc. Method and circuit for at-speed testing of scan circuits
US7231567B2 (en) 2004-02-27 2007-06-12 Via Telecom Co., Ltd. Method and/or apparatus for performing static timing analysis on a chip in scan mode with multiple scan clocks
US7330994B2 (en) * 2005-04-26 2008-02-12 Arm Limited Clock control of a multiple clock domain data processor

Also Published As

Publication number Publication date
JP2009508101A (ja) 2009-02-26
CN101258417A (zh) 2008-09-03
DE602006018962D1 (de) 2011-01-27
WO2007029190A3 (en) 2007-10-18
EP1927004B1 (de) 2010-12-15
US7870452B2 (en) 2011-01-11
CN101258417B (zh) 2011-04-13
EP1927004A2 (de) 2008-06-04
WO2007029190A2 (en) 2007-03-15
US20080250288A1 (en) 2008-10-09

Similar Documents

Publication Publication Date Title
ATE491956T1 (de) Scanprüfverfahren
WO2007140366A3 (en) Testing components of i/o paths of an integrated circuit
WO2007117745A3 (en) Apparatus and method for adjusting an operating parameter of an integrated circuit
TW200801891A (en) Dynamic timing adjustment in a circuit device
ATE472107T1 (de) Ic-testverfahren und vorrichtungen
DE602006013339D1 (de) Ic-testverfahren und vorrichtung
DE602006014417D1 (de) Prüfen einer integrierten schaltung, die geheiminformationen enthält
TW346540B (en) Test method of integrated circuit devices by using a dual edge clock technique
ATE456805T1 (de) Ic-testverfahren und vorrichtung
US6691272B2 (en) Testing of high speed DDR interface using single clock edge triggered tester data
WO2006063043A3 (en) Reduced signaling interface method & apparatus
ATE531131T1 (de) Verfahren und vorrichtung zum verteilen mehrerer signaleingänge an mehrere integrierte schaltungen
ATE436029T1 (de) Analog-ic mit testanordnung und testverfahren für ein solches ic
WO2004042786A3 (en) High-frequency scan testability with low-speed testers
ATE464570T1 (de) Testen einer integrierten schaltung mit mehreren taktdomänen
TW200608030A (en) Testing method and testing circuit for a semiconductor device
WO2007100406A3 (en) Reduced pin count scan chain implementation
TW200626919A (en) Scan test circuit
ATE443268T1 (de) Prüfung einer schaltung mit asynchronem zeitgeber
ATE436028T1 (de) Prüfbare elektronische schaltung
TW200508637A (en) Circuit testing arrangement and approach therefor
TW200500842A (en) Logic circuit and designing method thereof, and testing method
TW200631025A (en) Method and system for timing measurement of embedded macro module
WO2007027758A3 (en) Functional cells for automated i/o timing characterization of an integrated circuit
US20160091563A1 (en) Scan flip-flop

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties