ATE506696T1 - Verfahren zur herstellung eines drahtteils in einer integrierten elektronischen schaltung - Google Patents

Verfahren zur herstellung eines drahtteils in einer integrierten elektronischen schaltung

Info

Publication number
ATE506696T1
ATE506696T1 AT08804548T AT08804548T ATE506696T1 AT E506696 T1 ATE506696 T1 AT E506696T1 AT 08804548 T AT08804548 T AT 08804548T AT 08804548 T AT08804548 T AT 08804548T AT E506696 T1 ATE506696 T1 AT E506696T1
Authority
AT
Austria
Prior art keywords
wire portion
electronic circuit
integrated electronic
seed layer
producing
Prior art date
Application number
AT08804548T
Other languages
English (en)
Inventor
Philippe Coronel
Benjamin Dumont
Arnaud Pouydebasque
Markus Mueller
Original Assignee
St Microelectronics Crolles 2
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by St Microelectronics Crolles 2, Nxp Bv filed Critical St Microelectronics Crolles 2
Application granted granted Critical
Publication of ATE506696T1 publication Critical patent/ATE506696T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H10D62/118—Nanostructure semiconductor bodies
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H10D62/118—Nanostructure semiconductor bodies
    • H10D62/119—Nanowire, nanosheet or nanotube semiconductor bodies
    • H10D62/121—Nanowire, nanosheet or nanotube semiconductor bodies oriented parallel to substrates
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/70—Nanostructure
    • Y10S977/762—Nanowire or quantum wire, i.e. axially elongated structure having two dimensions of 100 nm or less

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
AT08804548T 2007-09-26 2008-09-22 Verfahren zur herstellung eines drahtteils in einer integrierten elektronischen schaltung ATE506696T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP07301401 2007-09-26
PCT/EP2008/062622 WO2009040328A1 (en) 2007-09-26 2008-09-22 Process for forming a wire portion in an integrated electronic circuit

Publications (1)

Publication Number Publication Date
ATE506696T1 true ATE506696T1 (de) 2011-05-15

Family

ID=40091357

Family Applications (1)

Application Number Title Priority Date Filing Date
AT08804548T ATE506696T1 (de) 2007-09-26 2008-09-22 Verfahren zur herstellung eines drahtteils in einer integrierten elektronischen schaltung

Country Status (6)

Country Link
US (1) US7960255B2 (de)
EP (1) EP2229690B1 (de)
JP (1) JP2010541229A (de)
AT (1) ATE506696T1 (de)
DE (1) DE602008006465D1 (de)
WO (1) WO2009040328A1 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8680510B2 (en) * 2010-06-28 2014-03-25 International Business Machines Corporation Method of forming compound semiconductor
GB201321949D0 (en) * 2013-12-12 2014-01-29 Ibm Semiconductor nanowire fabrication
US9543440B2 (en) * 2014-06-20 2017-01-10 International Business Machines Corporation High density vertical nanowire stack for field effect transistor
US9449820B2 (en) * 2014-12-22 2016-09-20 International Business Machines Corporation Epitaxial growth techniques for reducing nanowire dimension and pitch
KR102537527B1 (ko) 2018-09-10 2023-05-26 삼성전자 주식회사 집적회로 소자

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3854731B2 (ja) 1998-03-30 2006-12-06 シャープ株式会社 微細構造の製造方法
US7163864B1 (en) 2000-10-18 2007-01-16 International Business Machines Corporation Method of fabricating semiconductor side wall fin
US7358121B2 (en) * 2002-08-23 2008-04-15 Intel Corporation Tri-gate devices and methods of fabrication
US7078299B2 (en) * 2003-09-03 2006-07-18 Advanced Micro Devices, Inc. Formation of finFET using a sidewall epitaxial layer
KR100585157B1 (ko) 2004-09-07 2006-05-30 삼성전자주식회사 다수의 와이어 브릿지 채널을 구비한 모스 트랜지스터 및그 제조방법
JP4367358B2 (ja) 2005-02-28 2009-11-18 セイコーエプソン株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
JP2010541229A (ja) 2010-12-24
US7960255B2 (en) 2011-06-14
US20100203712A1 (en) 2010-08-12
EP2229690B1 (de) 2011-04-20
WO2009040328A1 (en) 2009-04-02
DE602008006465D1 (de) 2011-06-01
EP2229690A1 (de) 2010-09-22

Similar Documents

Publication Publication Date Title
DE602009000024D1 (de) Verfahren und Vorrichtung zur Herstellung eines Montageverbunds aus mindestens zwei elektronischen Mikrochips
ATE506696T1 (de) Verfahren zur herstellung eines drahtteils in einer integrierten elektronischen schaltung
ATE547812T1 (de) Verfahren zur herstellung einer emitterstruktur und daraus resultierende emitterstrukturen
ATE490037T1 (de) Verfahren zur herstellung einer mikronadel oder eines mikroimplantats
TW200742072A (en) Semiconductor device and manufacturing method therefor
DE602004030082D1 (de) Verfahren zur Herstellung einer elektronischen Vorrichtung
DE102005014722B8 (de) Verfahren zur Herstellung einer Halbleitervorrichtung
TW200618120A (en) A microelectronic device and method of fabricating the same
WO2009137604A3 (en) Method of forming an electronic device using a separation-enhancing species
DE602004022002D1 (de) Verfahren zur Herstellung eines Galliumnitridsubstrats für Halbleiter und damit hergestelltes Substrats
DE102007032290B8 (de) Transistor, integrierte Schaltung und Verfahren zur Herstellung einer integrierten Schaltung
ATE543627T1 (de) Verfahren zur herstellung einer formverkleidung und formanordnung dafür
DE50305969D1 (de) Verfahren zur herstellung eines kurzkanal-feldeffekttransistors
EP4315429C0 (de) Fotovoltaische vorrichtung mit passiviertem kontakt und zugehöriges verfahren zur herstellung
ATE538494T1 (de) Verfahren zur herstellung eines ssoi-substrats
DE112004001346D2 (de) Verfahren und Vorrichtung zur Herstellung und/oder Justage eines elektromagnetisch ansteuerbaren Stellgeräts
DE60327916D1 (de) Verfahren zur Herstellung einer elektro-optischen Vorrichtung
ATE530318T1 (de) Verfahren und vorrichtung zur herstellung von unterschiedlich teilbereiche aufweisenden kunststoff-formhäuten
EP4270496A4 (de) Lichtemittierende vorrichtung, lichtemittierendes substrat und verfahren zur herstellung der lichtemittierenden vorrichtung
ATE545288T1 (de) Verfahren zur herstellung einer otoplastik
DE602005017217D1 (de) Laserbestrahlungsmethode, Laserbestrahlungsvorrichtung und Verfahren zur Herstellung einer kristallinen Halbleiter-Schicht
ATE525745T1 (de) Verfahren zur herstellung eines bipolaren transistors und in diesem verfahren hergestellter bipolarer transistor
EP4306689A4 (de) Saatsubstrat zur verwendung für epitaktisches wachstum und verfahren zur herstellung davon sowie halbleitersubstrat und verfahren zur herstellung davon
DE602005015746D1 (de) Verfahren zur Herstellung einer relaxierten SiGe-Schicht
ATE457525T1 (de) Verfahren zur herstellung selbstausgerichteter schottky-dioden für halbleiterbauelemente

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties