ATE545909T1 - Multiprozessorsystem mit gemeinsamem adressenübersetzungspufferspeicher - Google Patents

Multiprozessorsystem mit gemeinsamem adressenübersetzungspufferspeicher

Info

Publication number
ATE545909T1
ATE545909T1 AT01401386T AT01401386T ATE545909T1 AT E545909 T1 ATE545909 T1 AT E545909T1 AT 01401386 T AT01401386 T AT 01401386T AT 01401386 T AT01401386 T AT 01401386T AT E545909 T1 ATE545909 T1 AT E545909T1
Authority
AT
Austria
Prior art keywords
multiprocessor system
tlb
buffer memory
address translation
translation
Prior art date
Application number
AT01401386T
Other languages
English (en)
Inventor
Serge Lassere
Inverno Dominique D
Gerard Chauvel
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of ATE545909T1 publication Critical patent/ATE545909T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/68—Details of translation look-aside buffer [TLB]
    • G06F2212/681—Multi-level TLB, e.g. microTLB and main TLB

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AT01401386T 2001-05-28 2001-05-28 Multiprozessorsystem mit gemeinsamem adressenübersetzungspufferspeicher ATE545909T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP01401386A EP1262876B1 (de) 2001-05-28 2001-05-28 Multiprozessorsystem mit gemeinsamem Adressenübersetzungspufferspeicher

Publications (1)

Publication Number Publication Date
ATE545909T1 true ATE545909T1 (de) 2012-03-15

Family

ID=8182749

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01401386T ATE545909T1 (de) 2001-05-28 2001-05-28 Multiprozessorsystem mit gemeinsamem adressenübersetzungspufferspeicher

Country Status (2)

Country Link
EP (1) EP1262876B1 (de)
AT (1) ATE545909T1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2529394A (en) 2014-08-14 2016-02-24 Ibm Multiprocessor computer system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4481573A (en) * 1980-11-17 1984-11-06 Hitachi, Ltd. Shared virtual address translation unit for a multiprocessor system
US4774653A (en) 1985-08-07 1988-09-27 Hewlett-Packard Company Hybrid hardware/software method and apparatus for virtual memory address translation using primary and secondary translation buffers
JPH087719B2 (ja) 1989-02-10 1996-01-29 日本電気株式会社 情報処理システム
US5479627A (en) * 1993-09-08 1995-12-26 Sun Microsystems, Inc. Virtual address to physical address translation cache that supports multiple page sizes

Also Published As

Publication number Publication date
EP1262876A1 (de) 2002-12-04
EP1262876B1 (de) 2012-02-15

Similar Documents

Publication Publication Date Title
US6912644B1 (en) Method and apparatus to steer memory access operations in a virtual memory system
TW376488B (en) Virtual memory system with local and global virtual address translation
DE60008088D1 (de) Mehrprozessorsystem Prüfungsschaltung
US20050144422A1 (en) Virtual to physical address translation
SE8405456L (sv) Mycket snabbt minnes- och minnesforvaltningssystem
US20030135685A1 (en) Coherent memory mapping tables for host I/O bridge
HK53994A (en) Apparatus for maintaining consistency in a multi-processor computer system using virtual caching
KR910003498A (ko) 마이크로 프로세서
ATE247299T1 (de) Mehrprozessorrechnersystem mit verwendung eines gruppenschutzmechanismus
BR9002281A (pt) Dispositivo de atendimento de pedidos de interrupcao num sistema de processamento de dados sem utilizar os servicos de um sistema operacional e respectivo metodo
NO870415L (no) Datamaskinsystem.
CA2508044A1 (en) Cross partition sharing of state information
BR9002304A (pt) Armazenamento principal fisico unico compartilhavel por dois ou mais processadores que operam em respectivos sistemas operacionais e respectivo metodo de acesso
BR9002303A (pt) Sistema de processamento de dados com gerenciamento de recurso de sistema para ele proprio e para um processador estranho associado
JPH10187538A5 (de)
Gerber et al. Not your parents' physical address space
TW200630797A (en) System and method for virtualization of processor resources
TW200622908A (en) System and method for sharing resources between real-time and virtualizing operating systems
WO2002099648A8 (en) Streaming memory controller
MY131241A (en) Virtual to physical memory address mapping within a system having a secure domain and a non-secure domain
AU2002245518A1 (en) Managing coherence via put/get windows
Mukherjee et al. Making network interfaces less peripheral
TW200608205A (en) A mechanism to invalidate data translation buffer entries in a multiprocessor system
ATE545909T1 (de) Multiprozessorsystem mit gemeinsamem adressenübersetzungspufferspeicher
EP0732656A3 (de) Anordnung von Cachespeicherverwaltungseinheiten