ATE556337T1 - Verfahren zur herstellung einer funktionellen vorrichtung mit temperaturbehandelten abgeschiedenen schichten - Google Patents

Verfahren zur herstellung einer funktionellen vorrichtung mit temperaturbehandelten abgeschiedenen schichten

Info

Publication number
ATE556337T1
ATE556337T1 AT01997843T AT01997843T ATE556337T1 AT E556337 T1 ATE556337 T1 AT E556337T1 AT 01997843 T AT01997843 T AT 01997843T AT 01997843 T AT01997843 T AT 01997843T AT E556337 T1 ATE556337 T1 AT E556337T1
Authority
AT
Austria
Prior art keywords
deposited layers
producing
temperature
functional device
high temperature
Prior art date
Application number
AT01997843T
Other languages
English (en)
Inventor
Luc Ouellet
Annie Dallaire
Original Assignee
Teledyne Dalsa Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Teledyne Dalsa Semiconductor Inc filed Critical Teledyne Dalsa Semiconductor Inc
Application granted granted Critical
Publication of ATE556337T1 publication Critical patent/ATE556337T1/de

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B6/13—Integrated optical circuits characterised by the manufacturing method
    • G02B6/132—Integrated optical circuits characterised by the manufacturing method by deposition of thin films
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B2006/12166—Manufacturing methods
    • G02B2006/12169—Annealing
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/97—Specified etch stop material
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/976—Temporary protective layer

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Optical Integrated Circuits (AREA)
  • Physical Vapour Deposition (AREA)
  • Recrystallisation Techniques (AREA)
  • Photovoltaic Devices (AREA)
AT01997843T 2000-11-25 2001-11-22 Verfahren zur herstellung einer funktionellen vorrichtung mit temperaturbehandelten abgeschiedenen schichten ATE556337T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB0028822A GB2369490A (en) 2000-11-25 2000-11-25 Prevention of wafer distortion when annealing thin films
PCT/CA2001/001659 WO2002043130A2 (en) 2000-11-25 2001-11-22 Method of making a functional device with deposited layers subject to high temperature anneal

Publications (1)

Publication Number Publication Date
ATE556337T1 true ATE556337T1 (de) 2012-05-15

Family

ID=9903904

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01997843T ATE556337T1 (de) 2000-11-25 2001-11-22 Verfahren zur herstellung einer funktionellen vorrichtung mit temperaturbehandelten abgeschiedenen schichten

Country Status (5)

Country Link
US (1) US6724967B2 (de)
EP (1) EP1336198B1 (de)
AT (1) ATE556337T1 (de)
GB (1) GB2369490A (de)
WO (1) WO2002043130A2 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6728467B2 (en) * 1992-03-26 2004-04-27 Matsushita Electric Industrial Co., Ltd. Communication system
US20030070451A1 (en) 2001-10-11 2003-04-17 Luc Ouellet Method of reducing stress-induced mechanical problems in optical components
US7169685B2 (en) * 2002-02-25 2007-01-30 Micron Technology, Inc. Wafer back side coating to balance stress from passivation layer on front of wafer and be used as die attach adhesive
US6649990B2 (en) * 2002-03-29 2003-11-18 Intel Corporation Method and apparatus for incorporating a low contrast interface and a high contrast interface into an optical device
TWI281992B (en) * 2002-12-20 2007-06-01 Hon Hai Prec Ind Co Ltd Method of preventing light guide plate from being distorted
US6865308B1 (en) * 2004-07-23 2005-03-08 Bae Systems Information And Electronic Systems Integration Inc. Backside deposition for relieving stress and decreasing warping in optical waveguide production
US7642205B2 (en) * 2005-04-08 2010-01-05 Mattson Technology, Inc. Rapid thermal processing using energy transfer layers
US20070093038A1 (en) * 2005-10-26 2007-04-26 Andreas Koenig Method for making microchips and microchip made according to this method
JP2007241018A (ja) * 2006-03-10 2007-09-20 Epson Toyocom Corp 全反射ミラー
KR100962610B1 (ko) * 2008-03-17 2010-06-11 주식회사 티지솔라 열처리 방법
EP2104135B1 (de) * 2008-03-20 2013-06-12 Siltronic AG Halbleiterwafer mit Heteroepitaxialschicht und Verfahren zur Herstellung des Wafers
US20100320548A1 (en) 2009-06-18 2010-12-23 Analog Devices, Inc. Silicon-Rich Nitride Etch Stop Layer for Vapor HF Etching in MEMS Device Fabrication
WO2011071717A2 (en) * 2009-12-11 2011-06-16 National Semiconductor Corporation Backside stress compensation for gallium nitride or other nitride-based semiconductor devices
CN103523738B (zh) 2012-07-06 2016-07-06 无锡华润上华半导体有限公司 微机电系统薄片及其制备方法
WO2019162041A1 (en) * 2018-02-26 2019-08-29 Evatec Ag Stabilizing stress in a layer with respect to thermal loading
CN112680715B (zh) * 2020-11-12 2023-01-03 中国科学院微电子研究所 氮化硅膜的生长方法及厚膜氮化硅波导器件的制备方法
CN116499615A (zh) * 2022-11-25 2023-07-28 中化天康科技(南京)有限公司 一种应力平衡的soi压力敏感芯片制作方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5638492A (en) 1979-09-05 1981-04-13 Toyo Seikan Kaisha Ltd Steel plate covered with tin-iron alloy
JPS57153445A (en) * 1981-03-17 1982-09-22 Nec Corp Sos semiconductor substrate
JPS63184708A (ja) * 1987-01-28 1988-07-30 Nippon Telegr & Teleph Corp <Ntt> 薄膜光回路
US4830984A (en) * 1987-08-19 1989-05-16 Texas Instruments Incorporated Method for heteroepitaxial growth using tensioning layer on rear substrate surface
JPS6457207A (en) * 1987-08-28 1989-03-03 Hitachi Ltd Waveguide type optical device
JP2542447B2 (ja) * 1990-04-13 1996-10-09 三菱電機株式会社 太陽電池およびその製造方法
JPH056367A (ja) 1991-06-27 1993-01-14 Canon Inc 画像表示方法及び装置
JPH06214128A (ja) * 1993-01-19 1994-08-05 Nippon Telegr & Teleph Corp <Ntt> 光導波回路
JPH07109573A (ja) 1993-10-12 1995-04-25 Semiconductor Energy Lab Co Ltd ガラス基板および加熱処理方法
US5930664A (en) * 1997-07-24 1999-07-27 Taiwan Semiconductor Manufacturing Company, Ltd. Process for preventing corrosion of aluminum bonding pads after passivation/ARC layer etching
DE19915078A1 (de) * 1999-04-01 2000-10-12 Siemens Ag Verfahren zur Prozessierung einer monokristallinen Halbleiterscheibe und teilweise prozessierte Halbleiterscheibe
US6346445B1 (en) * 2000-11-17 2002-02-12 United Microelectronics Corp. Method for fabricating semiconductor devices with dual gate oxides

Also Published As

Publication number Publication date
GB0028822D0 (en) 2001-01-10
EP1336198A2 (de) 2003-08-20
EP1336198B1 (de) 2012-05-02
WO2002043130A3 (en) 2002-09-06
WO2002043130A2 (en) 2002-05-30
US20020064359A1 (en) 2002-05-30
US6724967B2 (en) 2004-04-20
GB2369490A (en) 2002-05-29

Similar Documents

Publication Publication Date Title
ATE556337T1 (de) Verfahren zur herstellung einer funktionellen vorrichtung mit temperaturbehandelten abgeschiedenen schichten
DE59611000D1 (de) Verfahren zur Herstellung einer SCHICHTSTRUKTUR MIT EINER SILICID-SCHICHT
DE50210526D1 (de) Verfahren zur herstellung eines aus mehreren schichten bestehenden dreidimensionalen bauteils
DE69622072D1 (de) Verfahren zur Herstellung einer wässrigen Polyurethanbeschichtung sowie daraus hergestellte Schicht
DE69506215D1 (de) Verfahren zur herstellung einer dünnen schicht aus konjugiertem, substituiertem oder nicht-substituiertem poly(p-phenylen-vinylen) mittels gasphasenabscheidung und herstellungsverfahren einer elektrolumineszierenden vorrichtung
DE60231787D1 (de) Verfahren zur herstellung eines aktuators
DE50206811D1 (de) Verfahren und vorrichtung zur herstellung eines wabenkörpers sowie wabenkörper
DE60006190D1 (de) Verfahren zur Herstellung einer elastisch dehnbaren Verbundfolie
DE69934680D1 (de) Verfahren zur herstellung einer schicht
ATE515059T1 (de) Verfahren zur vergrösserung des gütefaktors einer induktivität in einer halbleiteranordnung
ATE528793T1 (de) Verfahren zur herstellung eines films
DE69628563D1 (de) Fluorinierten film, hieraus gebildetes laminat und verfahren zur herstellung des laminats
DE69227534D1 (de) Verfahren zur Herstellung einer Silizidschicht durch Ionenimplantation
DE59102315D1 (de) Optische Formkörper aus Siliziumnitrid, sowie Verfahren zu deren Herstellung.
DE60015687D1 (de) Methode und Vorrichtung zur Beobachtung einer porösen, amorphen Schicht und Methode und Vorrichtung zur Herstellung derselben.
DE602005022101D1 (de) Verfahren zur herstellung eines zerlegbaren substrats
DE602004025041D1 (de) Verfahren zur erzeugung einer vertiefung in einer oberfläche einer schicht aus fotoresist
DE69118676D1 (de) Verfahren zur herstellung einer dünnen schicht aus hochtemperatur-supraleiteroxyd
DE60105141D1 (de) Verfahren zur Herstellung einer organischen Dünnschicht
DE69910444D1 (de) Verfahren zur herstellung einer aluminiumlegierung, die silicium und magnesium enthält
DE60122813D1 (de) Verfahren zur Herstellung einer elastisch dehnbaren Verbundfolie
ATE412473T1 (de) Verfahren zur herstellung von vielschichten- trennschichten
DE69626466D1 (de) Verfahren zur herstellung biozider zusammensetzungen mit verzögerter freigabe
DE60136339D1 (de) Polyesterzusammensetzung, damit hergestellte filme sowie verfahren zur herstellung der zusammensetzung
DE69929414D1 (de) Verfahren zur Herstellung dünner, leichter und starrer Metallwerstücken