EP0873041A1 - Processeur numérique du son - Google Patents

Processeur numérique du son Download PDF

Info

Publication number
EP0873041A1
EP0873041A1 EP97106519A EP97106519A EP0873041A1 EP 0873041 A1 EP0873041 A1 EP 0873041A1 EP 97106519 A EP97106519 A EP 97106519A EP 97106519 A EP97106519 A EP 97106519A EP 0873041 A1 EP0873041 A1 EP 0873041A1
Authority
EP
European Patent Office
Prior art keywords
sound processor
signals
control
digital
sound
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP97106519A
Other languages
German (de)
English (en)
Other versions
EP0873041B1 (fr
Inventor
Martin Dipl.-Phys. Winterer
Miodrag Prof. Dr.-Ing. Temerinac
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micronas Semiconductor Holding AG
Original Assignee
Micronas Semiconductor Holding AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micronas Semiconductor Holding AG filed Critical Micronas Semiconductor Holding AG
Priority to EP97106519A priority Critical patent/EP0873041B1/fr
Priority to DE59710047T priority patent/DE59710047D1/de
Priority to US09/061,465 priority patent/US6141646A/en
Priority to JP10962498A priority patent/JP4145989B2/ja
Publication of EP0873041A1 publication Critical patent/EP0873041A1/fr
Application granted granted Critical
Publication of EP0873041B1 publication Critical patent/EP0873041B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04SSTEREOPHONIC SYSTEMS 
    • H04S1/00Two-channel systems
    • H04S1/007Two-channel systems in which the audio signals are in digital form
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04HBROADCAST COMMUNICATION
    • H04H2201/00Aspects of broadcast communication
    • H04H2201/10Aspects of broadcast communication characterised by the type of broadcast system
    • H04H2201/13Aspects of broadcast communication characterised by the type of broadcast system radio data system/radio broadcast data system [RDS/RBDS]

Definitions

  • the invention relates to a digital sound processor for processing Multistandard sound signals that are input as analog or digital signals at least one source to the sound processor in baseband or higher Frequency position are supplied.
  • Such sound processors are suitable for sound signals to process a wide variety of transmission standards for the entertainment sector, for example sound signals from a wide variety of television standards, satellite receivers, VCRs, traffic receivers, etc., but also audio signals special sound cards are generated by personal computers.
  • Via control inputs the processing in the digital sound processor to the respective transmission standard or sound source adapted and the desired via internal processors Sound impression, with regard to highs, lows, volume, space, etc., set.
  • control input in respective sound processor is coupled to an internal audio signal source which automatically generates audio signals using the signals supplied at the control input, the existing sound reproduction equipment or others Sound reproduction devices are supplied.
  • the internal audio signal source with the associated circuits which essentially comprise memory devices easily added to the monolithically integrated circuit of the digital sound processor can be.
  • existing functional units can, for example digital filters and tone control stages as well as digital / analog converter and amplifiers in the output area.
  • the generated audio signals are either defined by a data sequence, which is supplied by means of a suitable data format via the external control lines, or are read out from an internal memory device.
  • the storage device can also be a buffer memory in the internal control device, with which the data transfer from the external control device is usually decoupled in time.
  • the decoupling with regard to the data rate and the clock systems and the digital processing protocol for detecting the readiness to send and receive is also called Handshake data transfer procedure "or short Handshake protocol ".
  • the audio signals are composed of individual stored audio components which are called up by means of a microprogram.
  • Individual audio components are Tone frequencies or signal sequences, such as noise, can be called in. Further information contained in the microprogram relates to the respective duration, amplitude or envelope of these individual audio modules.
  • Such synthetic processes per se have long been known. With appropriate Execution can even be done using the synthesis method of a speech synthesizer realize digital sound processor. This can be particularly interesting Applications in connection with other functional units in the respective device or be carried out in the respective device combination.
  • the single Control commands or operating states can be identification melodies or acoustic Identification signals are assigned.
  • speech synthesis application-related information or prompts are triggered. For example, it can be decoded in conjunction with a teletext processor Convert text information into speech.
  • the digital sound processor 1 shown in the figure shows the essential internal and external functional units that work together.
  • the Electronic connections are only simple lines with an arrow shown to indicate the direction of signal flow. Whether it is the Transmission of analog or digital signals is from the description forth.
  • the digital sound processor 1 contains a first, second and third internal Sound processor 2,3,4, the input side with a first, second and third external Signal source 4,5,6 are connected.
  • the first signal source 4 corresponds to the Input and frequency conversion circuits of a television receiver, which as Output signal the complex television signal mixture in analog form in the Deliver baseband or an intermediate frequency position. This analog signal will digitized by means of a first analog / digital converter 7 and for processing fed to the first sound processor 2. It is also conceivable that the first sound processor 2 is already fed with previously digitized signals.
  • the second signal source 5 represents, for example, a satellite receiver that already delivers digital output signals or its analog output signal is quantized and easily by means of a simple analog / digital converter 8 for the second sound processor 3 can be converted into a data stream.
  • the third signal source 6 represents, for example, a video recorder, its analog one Output signal is digitized by means of an analog / digital converter 9 and the third sound processor 4 feeds.
  • All sound processors 2,3,4 are internal Control lines 110, 120 connected to an internal control processor 10, which the controls the respective operating mode of the digital sound processor 1. He evaluates for control once the information from the individual sound processors 2,3,4, however in particular also information that is supplied to it via an external control bus 11 are connected to the corresponding input and / or output sockets 100, 105 is connected. External to these unidirectional or bidirectional control bus 11 Control devices connected, for example a remote control receiver 12 in a television or control devices 13 of a personal computer.
  • the digital sound processor 1 in the figure contains a matrix and mixer stage 14 which on the input side with all sound processors 2, 3, 4 and on the output side with the Various outputs for sound reproduction devices via digital / analog converter 15,18,21 and / or amplifier is coupled.
  • a matrix and mixer stage 14 which on the input side with all sound processors 2, 3, 4 and on the output side with the Various outputs for sound reproduction devices via digital / analog converter 15,18,21 and / or amplifier is coupled.
  • Another exit passes via the digital / analog converter 18, an amplifier 19 to one Headphones 20 and an output passes through the digital / analog converter 21, one Amplifier 22 to a linear output socket 23 of the digital sound processor 1.
  • the linear output socket 23 corresponds to a digital one
  • the functional units described so far essentially correspond to Functional units of the MSP 3410D digital sound processor mentioned at the beginning.
  • the Output signals of the audio signal source 27 can be through the matrix and mixer device 14 switched to any signal outputs of the sound processor 1 or mixed into the existing signals, whereby these may be lowered in level by the internal control processor 10. If the sound processor 1, for example, for audio signal processing in one Car radio, then this way you can make traffic announcements or Traffic information or acoustic identification or warning signals overlay existing audio signals.
  • the internal Audio signal source 27 does not receive these signals from one of the externally connected ones Signal sources 4,5,6 received directly or in a coded form, but that the internal audio signal source 27 generates these signals on demand itself.
  • a single command word on the control bus 11 is sufficient to give an acoustic signal or even trigger a synthesized speech information.
  • a memory device 28 is required for this, in which the digitized Signal sequence is stored, the stored data individually or in groups are available.
  • Trigger command determines, for example Start address of an address generator, which then stores the stored signal sequence reads sequentially from the memory device 28.
  • Another trigger command the is assigned to another externally supplied control signal, reads another Audio signal sequence.
  • control signal is usually assigned control sequence in the digital sound processor 1 essentially unchanged expires if the control signal is recognized as such.
  • these are Control signals programmable by the device manufacturer or by the received transmission standard specified or correspond to standardized Control commands.
  • the invention effects one additional function of these known control commands, or the invention used new control commands that have no effect on previous sound processors, because they are not recognized there.
  • the sound processors according to the invention can therefore be interchangeable with existing sound processors.
  • Simple tone or sound sequences can also be used as a control command sequence, the beginning of which and end is characterized by the data format, via the control bus 11 and the Input and output circuit 26 in the memory device 28 or one Buffer memory 280 can be loaded. For example, you can use it to create your own tone sequences in Connection to a personal computer connected as an external control device 13 be programmed.
  • playing these sound sequences is in the Regulate the relatively low data rate on the control bus 11 by a temporal Compression of data before digital / analog conversion for playback too increase or by temporal interpolation of the signal content to a higher one Adapt data rate.
  • the system clock frequency in the digital sound processor 1 is in usually high enough, e.g.
  • Feeded digital Audio signals for example from a satellite receiver 5, are in the Frequency range much lower, namely at 32 kHz, 44 kHz or 48 kHz, so that the System clock frequency is also sufficiently high.
  • the internal audio signal source 27 works as a synthesizer, then it takes effect also on stored signals, as specified as audio or signal modules are referred to in the memory device 28. Only reading out the individual memory addresses are no longer sequential, but in a predetermined one Sequence.
  • the sequence of this sequence is as a micro program in one Microprogram memory 29 stored as part of the figure Storage device 28 is shown.
  • the use of the microprogram allows the stored signal blocks to be used multiple times, both in the signal to be synthesized as well as in different signals.
  • a The implementation is a very interesting application example for speech synthesis at least the alphanumeric output signals of a teletext processor 150 or a PC screen display with text information in speech signals.
  • the internal audio signal source 27 generates special control signals which are led via the amplifier 30 to corresponding outputs 31. There they can serve, for example, as control signals for a multi-segment display Any signals to be reproduced can thus be called up from the memory device 28 by means of the audio signal source 27.
  • This brief list shows that the invention can be advantageously used in many ways.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Physics & Mathematics (AREA)
  • Acoustics & Sound (AREA)
  • Signal Processing (AREA)
  • Circuits Of Receivers In General (AREA)
  • Electrophonic Musical Instruments (AREA)
EP97106519A 1997-04-19 1997-04-19 Processeur numérique du son Expired - Lifetime EP0873041B1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP97106519A EP0873041B1 (fr) 1997-04-19 1997-04-19 Processeur numérique du son
DE59710047T DE59710047D1 (de) 1997-04-19 1997-04-19 Digitaler Tonprozessor
US09/061,465 US6141646A (en) 1997-04-19 1998-04-16 Digital sound processor for processing multiple standard sound signals and capable of generating additional audio signals
JP10962498A JP4145989B2 (ja) 1997-04-19 1998-04-20 デジタル音響プロセッサ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP97106519A EP0873041B1 (fr) 1997-04-19 1997-04-19 Processeur numérique du son

Publications (2)

Publication Number Publication Date
EP0873041A1 true EP0873041A1 (fr) 1998-10-21
EP0873041B1 EP0873041B1 (fr) 2003-05-07

Family

ID=8226709

Family Applications (1)

Application Number Title Priority Date Filing Date
EP97106519A Expired - Lifetime EP0873041B1 (fr) 1997-04-19 1997-04-19 Processeur numérique du son

Country Status (4)

Country Link
US (1) US6141646A (fr)
EP (1) EP0873041B1 (fr)
JP (1) JP4145989B2 (fr)
DE (1) DE59710047D1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7340070B2 (en) 2003-06-06 2008-03-04 Mitsubishi Denki Kabushiki Kaisha Voice-data processing circuit and voice-data processing method
WO2011061036A1 (fr) 2009-11-18 2011-05-26 Robert Bosch Gmbh Agencement de circuit pour un récepteur de radiodiffusion à traitement de signal numérique

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0975158B1 (fr) * 1998-07-21 2008-09-17 Micronas GmbH Circuit de sélection des sources audio
US20090132585A1 (en) * 2007-11-19 2009-05-21 James Tanis Instructional lesson customization via multi-media data acquisition and destructive file merging
US9307426B2 (en) 2008-06-13 2016-04-05 Telefonaktiebolaget L M Ericsson (Publ) Method and apparatus for testing mobile terminals in an OFDM system

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0503154A2 (fr) * 1991-03-14 1992-09-16 Pioneer Electronic Corporation Récepteur RDS
EP0725504A2 (fr) * 1995-02-03 1996-08-07 Robert Bosch Gmbh Récepteur RDS comportant un dispositif d'affichage d'informations routières
DE19513005A1 (de) * 1995-03-08 1996-09-12 Technotrend Systemtechnik Gmbh Einrichtung zum Hörfunkempfang und zur Anzeige und Verwertung von Informationen aus dem Hörfunk
EP0756258A1 (fr) * 1995-07-26 1997-01-29 Philips Patentverwaltung GmbH Récepteur radio RDS-TMC

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5524051A (en) * 1994-04-06 1996-06-04 Command Audio Corporation Method and system for audio information dissemination using various modes of transmission
US5592588A (en) * 1994-05-10 1997-01-07 Apple Computer, Inc. Method and apparatus for object-oriented digital audio signal processing using a chain of sound objects
JPH08263094A (ja) * 1995-03-10 1996-10-11 Winbond Electron Corp メロディを混合した音声を発生する合成器

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0503154A2 (fr) * 1991-03-14 1992-09-16 Pioneer Electronic Corporation Récepteur RDS
EP0725504A2 (fr) * 1995-02-03 1996-08-07 Robert Bosch Gmbh Récepteur RDS comportant un dispositif d'affichage d'informations routières
DE19513005A1 (de) * 1995-03-08 1996-09-12 Technotrend Systemtechnik Gmbh Einrichtung zum Hörfunkempfang und zur Anzeige und Verwertung von Informationen aus dem Hörfunk
EP0756258A1 (fr) * 1995-07-26 1997-01-29 Philips Patentverwaltung GmbH Récepteur radio RDS-TMC

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7340070B2 (en) 2003-06-06 2008-03-04 Mitsubishi Denki Kabushiki Kaisha Voice-data processing circuit and voice-data processing method
WO2011061036A1 (fr) 2009-11-18 2011-05-26 Robert Bosch Gmbh Agencement de circuit pour un récepteur de radiodiffusion à traitement de signal numérique
EP2502369A1 (fr) * 2009-11-18 2012-09-26 Robert Bosch GmbH Agencement de circuit pour un récepteur de radiodiffusion à traitement de signal numérique

Also Published As

Publication number Publication date
JPH1152960A (ja) 1999-02-26
JP4145989B2 (ja) 2008-09-03
DE59710047D1 (de) 2003-06-12
EP0873041B1 (fr) 2003-05-07
US6141646A (en) 2000-10-31

Similar Documents

Publication Publication Date Title
DE3210893C2 (de) Geräteanordnung mit einem Fernsehempfangsgerät und einem Videdoaufnahme- und/oder -wiedergabegerät
DE69126655T2 (de) Verfahren und Vorrichtung zur gleichzeitig Erzeugung eines Ausgangssignals aus digitalen Audio-Daten und durch MIDI synthesierter Musik
DE69837653T2 (de) Automatische konfigurationseinrichtung für universale fernsteuerung
DE69632664T2 (de) Dekodierung von Informationsseiten, die Titelinformation und Seitendaten umfassen
DE3036552A1 (de) Fernsehempfangsanlage
DE60038471T2 (de) Audiosystem mit Steuerung und Audiogerät
DE69018663T2 (de) Aufzeichnungs- und/oder Wiedergabemethode für ein Bandaufzeichnungsgerät.
EP0873041A1 (fr) Processeur numérique du son
DE69330080T2 (de) Gerät zur Bearbeitung der Sprache
EP1316955A1 (fr) Dispositif de stockage intermédiaire
DE10232368A1 (de) Volldigitalisiertes Audiosystem
WO1990010351A1 (fr) Procede de surimpression de titres pendant une emission de television
DE69731355T2 (de) Übertragung eines digitalen informationssignals mit einer ersten spezifischen abtastrate
DE19539034A1 (de) Audioverstärkeranordnung für mehr als zwei Wiedergabekanäle
DE3807597A1 (de) Schaltungsanordnung fuer einen audio-empfaenger mit einer aufnahmeeinrichtung
DE19630330C2 (de) Audiosignalprozessor
EP0075852A2 (fr) Système de modulation d'impulsion
DE4102078C2 (de) Toneffektgerät zur Erzeugung von Nachhalleffekten
DE19513005A1 (de) Einrichtung zum Hörfunkempfang und zur Anzeige und Verwertung von Informationen aus dem Hörfunk
DE102005051093B4 (de) Tonausgabesystem und Verfahren
EP0690615A2 (fr) Dispositif de reproduction d'images
EP1297684A1 (fr) Dispositif de reception de signaux radioelectriques numeriques
EP0310880A1 (fr) Dispositif de reproduction d'un signal vidéo enregistré sur une bande magnétique d'un magnétoscope
DE3821356A1 (de) Bus-system fuer den bereich der unterhaltungselektronik
DE29521902U1 (de) Einrichtung zum Hörfunkempfang und zur Anzeige und Verwertung von Informationen aus dem Hörfunk

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT NL

17P Request for examination filed

Effective date: 19990421

AKX Designation fees paid

Free format text: DE FR GB IT NL

17Q First examination report despatched

Effective date: 20010723

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: MICRONAS SEMICONDUCTOR HOLDING AG

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Designated state(s): DE FR GB IT NL

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 20030507

REF Corresponds to:

Ref document number: 59710047

Country of ref document: DE

Date of ref document: 20030612

Kind code of ref document: P

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20040210

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

Free format text: REGISTERED BETWEEN 20091126 AND 20091202

REG Reference to a national code

Ref country code: FR

Ref legal event code: TP

REG Reference to a national code

Ref country code: NL

Ref legal event code: SD

Effective date: 20100311

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20100506

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20100428

Year of fee payment: 14

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20111230

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110502

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110419

REG Reference to a national code

Ref country code: DE

Ref legal event code: R084

Ref document number: 59710047

Country of ref document: DE

Effective date: 20110426

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20120529

Year of fee payment: 16

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 59710047

Country of ref document: DE

Representative=s name: EPPING HERMANN FISCHER, PATENTANWALTSGESELLSCH, DE

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 59710047

Country of ref document: DE

Representative=s name: EPPING HERMANN FISCHER, PATENTANWALTSGESELLSCH, DE

Effective date: 20121023

Ref country code: DE

Ref legal event code: R081

Ref document number: 59710047

Country of ref document: DE

Owner name: ENTROPIC COMMUNICATIONS, INC., US

Free format text: FORMER OWNER: TRIDENT MICROSYSTEMS (FAR EAST) LTD., GRAND CAYMAN, KY

Effective date: 20121023

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20120825

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20130429

Year of fee payment: 17

REG Reference to a national code

Ref country code: NL

Ref legal event code: V1

Effective date: 20131101

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

Free format text: REGISTERED BETWEEN 20131107 AND 20131113

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131101

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131101

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 59710047

Country of ref document: DE

Effective date: 20131101

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20140419

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140419