ES2004607A6 - Procedimiento para la produccion de dispositivos transistores en areas seleccioadas de una lamina semiconductora - Google Patents

Procedimiento para la produccion de dispositivos transistores en areas seleccioadas de una lamina semiconductora

Info

Publication number
ES2004607A6
ES2004607A6 ES8701169A ES8701169A ES2004607A6 ES 2004607 A6 ES2004607 A6 ES 2004607A6 ES 8701169 A ES8701169 A ES 8701169A ES 8701169 A ES8701169 A ES 8701169A ES 2004607 A6 ES2004607 A6 ES 2004607A6
Authority
ES
Spain
Prior art keywords
batteries
layer
elements
contact
devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES8701169A
Other languages
English (en)
Inventor
Tzu-Yin Chiu
Gen Man Chin
Ronald Curtis Hanson
Maureen Ylau
Kwing Fai Lee
Mark D Morris
Alexander Micha Voshchenkov
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
American Telephone and Telegraph Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Telephone and Telegraph Co Inc filed Critical American Telephone and Telegraph Co Inc
Publication of ES2004607A6 publication Critical patent/ES2004607A6/es
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0107—Integrating at least one component covered by H10D12/00 or H10D30/00 with at least one component covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating IGFETs with BJTs
    • H10D84/0109—Integrating at least one component covered by H10D12/00 or H10D30/00 with at least one component covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating IGFETs with BJTs the at least one component covered by H10D12/00 or H10D30/00 being a MOS device
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/251—Source or drain electrodes for field-effect devices
    • H10D64/258—Source or drain electrodes for field-effect devices characterised by the relative positions of the source or drain electrodes with respect to the gate electrode
    • H10D64/259—Source or drain electrodes being self-aligned with the gate electrode and having bottom surfaces higher than the interface between the channel and the gate dielectric
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/40—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
    • H10D84/401—Combinations of FETs or IGBTs with BJTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
    • H10P32/14—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase
    • H10P32/1408—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase from or through or into an external applied layer, e.g. photoresist or nitride layers
    • H10P32/1414—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase from or through or into an external applied layer, e.g. photoresist or nitride layers the applied layer being silicon, silicide or SIPOS, e.g. polysilicon or porous silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
    • H10P32/17—Diffusion of dopants within, into or out of semiconductor bodies or layers characterised by the semiconductor material
    • H10P32/171—Diffusion of dopants within, into or out of semiconductor bodies or layers characterised by the semiconductor material being group IV material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/30—Diffusion for doping of conductive or resistive layers
    • H10P32/302—Doping polycrystalline silicon or amorphous silicon layers
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/009—Bi-MOS
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/01—Bipolar transistors-ion implantation
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/124—Polycrystalline emitter
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/151—Simultaneous diffusion

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Bipolar Transistors (AREA)

Abstract

UN PROCEDIMIENTO PARA FABRICAR TRANSISTORES BIPOLARES Y CMOS SOBRE UN SUSTRATO DE SILICIO DEL TIPO P-. EL SUSTRATO DE SILICIO TIENE LOS POZOS ENTERRADOS N+ HABITUALES Y REGIONES DE OXIDO DE CAMPO PARA AISLAR LOS DISPOSITIVOS TRANSISTORES INDIVIDUALES. DE ACUERDO CON EL PROCEDIMIENTO, SE CREAN PILAS DE MATERIAL SOBRE LOS ELEMENTOS DE PUERTA DE LOS DISPOSITIVOS CMOS Y SOBRE LOS ELEMENTOS EMISORES DE LOS TRANSISTORES BIPOLARES. LAS PILAS DE MATERIAL SOBRE LOS ELEMENTOS DE PUERTA TIENEN UNA CAPA DE PUERTA DE DIOXIDO DE SILICIO EN CONTACTO CON LA CAPA EPITAXIAL DEL SUSTRATO Y LAS PILAS DE MATERIAL, SOBRE LOS ELEMENTOS EMISORES, TIENEN UNA CAPA DE SILICIO POLICRISTALINO EN CONTACTO CON LA CAPA EPITAXIAL. SE CREAN PAREDES DE DIOXIDO DE SILICIO ALREDEDOR DE LAS PILAS CON EL FIN DE AISLAR EL MATERIAL DENTRO DE LAS PILAS DEL MATERIAL DEPOSITADO FUERA DE LAS PAREDES. FUERA DE LAS PAREDES QUE RODEAN A LAS PILAS, SE DEPOSITA SILICIO POLICRISTALINO EN CONTACTO CON LA CAPA EPITAXIAL. TODAS LAS CAPAS DE SILICIO POLICRISTALINO EN CONTACTO CON LA CAPA EPITAXIAL SON INJERTADAS CON DOPANTES ADECUADOS, DE MANERA QUE ESTAS CAPAS SIRVAN COMO DEPOSITOS DE DOPANTE CON EL FIN DE CREAR SIMULTANEAMENTE LOS ELEMENTOS DE FUENTE Y DRENAJE DE LOS DISPOSITIVOS CMOS Y LOS ELEMENTOS EMISORES DE LOS DISPOSITIVOS BIPOLARES DURANTE UNA FASE DE CALENTAMIENTO DEL PROCESO. SE DEPOSITA UNA CAPA DE TUNGSTENO SOBRE LA CAPA POLICRISTALINA CON EL FIN DE PROPORCIONAR UN ACOPLAMIENTO CONDUCTOR A ELECTRODOS DE ALUMINIO.
ES8701169A 1986-04-23 1987-04-22 Procedimiento para la produccion de dispositivos transistores en areas seleccioadas de una lamina semiconductora Expired ES2004607A6 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US85488586A 1986-04-23 1986-04-23

Publications (1)

Publication Number Publication Date
ES2004607A6 true ES2004607A6 (es) 1989-01-16

Family

ID=25319783

Family Applications (1)

Application Number Title Priority Date Filing Date
ES8701169A Expired ES2004607A6 (es) 1986-04-23 1987-04-22 Procedimiento para la produccion de dispositivos transistores en areas seleccioadas de una lamina semiconductora

Country Status (8)

Country Link
US (2) US4784971A (es)
EP (1) EP0265489B1 (es)
JP (1) JP2537936B2 (es)
KR (1) KR910002831B1 (es)
CA (2) CA1271566A1 (es)
DE (1) DE3767431D1 (es)
ES (1) ES2004607A6 (es)
WO (1) WO1987006764A1 (es)

Families Citing this family (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3230077A1 (de) * 1982-08-12 1984-02-16 Siemens AG, 1000 Berlin und 8000 München Integrierte bipolar- und mos-transistoren enthaltende halbleiterschaltung auf einem chip und verfahren zu ihrer herstellung
US5063168A (en) * 1986-07-02 1991-11-05 National Semiconductor Corporation Process for making bipolar transistor with polysilicon stringer base contact
US4812417A (en) * 1986-07-30 1989-03-14 Mitsubishi Denki Kabushiki Kaisha Method of making self aligned external and active base regions in I.C. processing
US4902640A (en) * 1987-04-17 1990-02-20 Tektronix, Inc. High speed double polycide bipolar/CMOS integrated circuit process
US5214302A (en) * 1987-05-13 1993-05-25 Hitachi, Ltd. Semiconductor integrated circuit device forming on a common substrate MISFETs isolated by a field oxide and bipolar transistors isolated by a groove
KR890003827B1 (ko) * 1987-07-25 1989-10-05 재단법인 한국전자통신연구소 고속 고집적 반도체소자(Bicmos)의 제조방법
FR2626406B1 (fr) * 1988-01-22 1992-01-24 France Etat Transistor bipolaire compatible avec la technologie mos
US4857476A (en) * 1988-01-26 1989-08-15 Hewlett-Packard Company Bipolar transistor process using sidewall spacer for aligning base insert
US5003365A (en) * 1988-06-09 1991-03-26 Texas Instruments Incorporated Bipolar transistor with a sidewall-diffused subcollector
JPH0666329B2 (ja) * 1988-06-30 1994-08-24 株式会社東芝 半導体装置の製造方法
US5089433A (en) * 1988-08-08 1992-02-18 National Semiconductor Corporation Bipolar field-effect electrically erasable programmable read only memory cell and method of manufacture
US5015594A (en) * 1988-10-24 1991-05-14 International Business Machines Corporation Process of making BiCMOS devices having closely spaced device regions
US4945070A (en) * 1989-01-24 1990-07-31 Harris Corporation Method of making cmos with shallow source and drain junctions
US5091760A (en) * 1989-04-14 1992-02-25 Kabushiki Kaisha Toshiba Semiconductor device
US4948745A (en) * 1989-05-22 1990-08-14 Motorola, Inc. Process for elevated source/drain field effect structure
US5294822A (en) * 1989-07-10 1994-03-15 Texas Instruments Incorporated Polycide local interconnect method and structure
JPH03141645A (ja) * 1989-07-10 1991-06-17 Texas Instr Inc <Ti> ポリサイドによる局所的相互接続方法とその方法により製造された半導体素子
US5024959A (en) * 1989-09-25 1991-06-18 Motorola, Inc. CMOS process using doped glass layer
US5057455A (en) * 1989-11-30 1991-10-15 At&T Bell Laboratories Formation of integrated circuit electrodes
US5182225A (en) * 1990-01-10 1993-01-26 Microunity Systems Engineering, Inc. Process for fabricating BICMOS with hypershallow junctions
US5112761A (en) * 1990-01-10 1992-05-12 Microunity Systems Engineering Bicmos process utilizing planarization technique
US4980304A (en) * 1990-02-20 1990-12-25 At&T Bell Laboratories Process for fabricating a bipolar transistor with a self-aligned contact
US4992848A (en) * 1990-02-20 1991-02-12 At&T Bell Laboratories Self-aligned contact technology
US5231042A (en) * 1990-04-02 1993-07-27 National Semiconductor Corporation Formation of silicide contacts using a sidewall oxide process
EP0452720A3 (en) * 1990-04-02 1994-10-26 Nat Semiconductor Corp A semiconductor structure and method of its manufacture
US5139961A (en) * 1990-04-02 1992-08-18 National Semiconductor Corporation Reducing base resistance of a bjt by forming a self aligned silicide in the single crystal region of the extrinsic base
US5107321A (en) * 1990-04-02 1992-04-21 National Semiconductor Corporation Interconnect method for semiconductor devices
US5234847A (en) * 1990-04-02 1993-08-10 National Semiconductor Corporation Method of fabricating a BiCMOS device having closely spaced contacts
GB2245418A (en) * 1990-06-20 1992-01-02 Koninkl Philips Electronics Nv A semiconductor device and a method of manufacturing such a device
US5168072A (en) * 1990-10-12 1992-12-01 Texas Instruments Incorporated Method of fabricating an high-performance insulated-gate field-effect transistor
US5879997A (en) * 1991-05-30 1999-03-09 Lucent Technologies Inc. Method for forming self aligned polysilicon contact
US5187109A (en) * 1991-07-19 1993-02-16 International Business Machines Corporation Lateral bipolar transistor and method of making the same
US5470772A (en) * 1991-11-06 1995-11-28 Intel Corporation Silicidation method for contactless EPROM related devices
US5258317A (en) * 1992-02-13 1993-11-02 Integrated Device Technology, Inc. Method for using a field implant mask to correct low doping levels at the outside edges of the base in a walled-emitter transistor structure
JPH06120211A (ja) * 1992-10-06 1994-04-28 Nec Corp 半導体装置の製造方法
JPH06132298A (ja) * 1992-10-14 1994-05-13 Mitsubishi Electric Corp 半導体装置の製造方法
US5407841A (en) * 1992-10-30 1995-04-18 Hughes Aircraft Company CBiCMOS fabrication method using sacrificial gate poly
US5462888A (en) * 1994-06-06 1995-10-31 At&T Ipm Corp. Process for manufacturing semiconductor BICMOS device
US5496750A (en) * 1994-09-19 1996-03-05 Texas Instruments Incorporated Elevated source/drain junction metal oxide semiconductor field-effect transistor using blanket silicon deposition
US5432105A (en) * 1994-09-19 1995-07-11 United Microelectronics Corporation Method for fabricating self-aligned polysilicon contacts on FET source/drain areas
US5527273A (en) * 1994-10-06 1996-06-18 Misonix, Inc. Ultrasonic lipectomy probe and method for manufacture
US5656510A (en) 1994-11-22 1997-08-12 Lucent Technologies Inc. Method for manufacturing gate oxide capacitors including wafer backside dielectric and implantation electron flood gun current control
US5656519A (en) * 1995-02-14 1997-08-12 Nec Corporation Method for manufacturing salicide semiconductor device
US5571733A (en) 1995-05-12 1996-11-05 Micron Technology, Inc. Method of forming CMOS integrated circuitry
JP3472401B2 (ja) * 1996-01-17 2003-12-02 三菱電機株式会社 半導体装置の製造方法
JP2924763B2 (ja) * 1996-02-28 1999-07-26 日本電気株式会社 半導体装置の製造方法
US6114209A (en) * 1998-03-19 2000-09-05 Mosel Vitelic Inc. Method of fabricating semiconductor devices with raised doped region structures
US6211026B1 (en) 1998-12-01 2001-04-03 Micron Technology, Inc. Methods of forming integrated circuitry, methods of forming elevated source/drain regions of a field effect transistor, and methods of forming field effect transistors
JP2000340684A (ja) * 1999-05-31 2000-12-08 Sony Corp 半導体装置の製造方法
US6495401B1 (en) * 2000-10-12 2002-12-17 Sharp Laboratories Of America, Inc. Method of forming an ultra-thin SOI MOS transistor
US6660600B2 (en) 2001-01-26 2003-12-09 Micron Technology, Inc. Methods of forming integrated circuitry, methods of forming elevated source/drain regions of a field effect transistor, and methods of forming field effect transistors
US6506650B1 (en) * 2001-04-27 2003-01-14 Advanced Micro Devices, Inc. Method of fabrication based on solid-phase epitaxy for a MOSFET transistor with a controlled dopant profile
US7772653B1 (en) * 2004-02-11 2010-08-10 National Semiconductor Corporation Semiconductor apparatus comprising bipolar transistors and metal oxide semiconductor transistors
US7271453B2 (en) * 2004-09-20 2007-09-18 International Business Machines Corporation Buried biasing wells in FETS
CN101621030B (zh) * 2008-07-02 2011-01-12 中芯国际集成电路制造(上海)有限公司 具有多晶硅接触的自对准mos结构
US9368599B2 (en) 2010-06-22 2016-06-14 International Business Machines Corporation Graphene/nanostructure FET with self-aligned contact and gate

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5235983A (en) * 1975-09-17 1977-03-18 Hitachi Ltd Manufacturing method of field effective transistor
US4157269A (en) * 1978-06-06 1979-06-05 International Business Machines Corporation Utilizing polysilicon diffusion sources and special masking techniques
JPS5544701A (en) * 1978-09-25 1980-03-29 Hitachi Ltd Manufacturing transistor
US4329706A (en) * 1979-03-01 1982-05-11 International Business Machines Corporation Doped polysilicon silicide semiconductor integrated circuit interconnections
EP0023146B1 (en) * 1979-07-23 1987-09-30 Fujitsu Limited Method of manufacturing a semiconductor device wherein first and second layers are formed
JPS5656676A (en) * 1979-10-15 1981-05-18 Seiko Epson Corp Manufacture of mos integrated circuit of mutual compensation type
IE52791B1 (en) * 1980-11-05 1988-03-02 Fujitsu Ltd Semiconductor devices
US4455738A (en) * 1981-12-24 1984-06-26 Texas Instruments Incorporated Self-aligned gate method for making MESFET semiconductor
US4419810A (en) * 1981-12-30 1983-12-13 International Business Machines Corporation Self-aligned field effect transistor process
JPS58175846A (ja) * 1982-04-08 1983-10-15 Toshiba Corp 半導体装置の製造方法
JPS58225663A (ja) * 1982-06-23 1983-12-27 Toshiba Corp 半導体装置の製造方法
US4536944A (en) * 1982-12-29 1985-08-27 International Business Machines Corporation Method of making ROM/PLA semiconductor device by late stage personalization
DE3304588A1 (de) * 1983-02-10 1984-08-16 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen von mos-transistoren mit flachen source/drain-gebieten, kurzen kanallaengen und einer selbstjustierten, aus einem metallsilizid bestehenden kontaktierungsebene
US4453306A (en) * 1983-05-27 1984-06-12 At&T Bell Laboratories Fabrication of FETs
JPS6024059A (ja) * 1983-07-19 1985-02-06 Sony Corp 半導体装置の製造方法
US4536945A (en) * 1983-11-02 1985-08-27 National Semiconductor Corporation Process for producing CMOS structures with Schottky bipolar transistors
US4599789A (en) * 1984-06-15 1986-07-15 Harris Corporation Process of making twin well VLSI CMOS
US4577392A (en) * 1984-08-03 1986-03-25 Advanced Micro Devices, Inc. Fabrication technique for integrated circuits
JPS6063962A (ja) * 1984-08-06 1985-04-12 Fujitsu Ltd バイポ−ラトランジスタの製造方法
US4621412A (en) * 1984-09-17 1986-11-11 Sony Corporation Manufacturing a complementary MOSFET
US4603468A (en) * 1984-09-28 1986-08-05 Texas Instruments Incorporated Method for source/drain self-alignment in stacked CMOS
US4604790A (en) * 1985-04-01 1986-08-12 Advanced Micro Devices, Inc. Method of fabricating integrated circuit structure having CMOS and bipolar devices
US4735911A (en) * 1985-12-17 1988-04-05 Siemens Aktiengesellschaft Process for the simultaneous production of bipolar and complementary MOS transistors on a common silicon substrate

Also Published As

Publication number Publication date
KR910002831B1 (ko) 1991-05-06
US4784971A (en) 1988-11-15
KR880701461A (ko) 1988-07-27
US4824796A (en) 1989-04-25
CA1271566A1 (en) 1990-07-10
CA1273128A (en) 1990-08-21
WO1987006764A1 (en) 1987-11-05
EP0265489A1 (en) 1988-05-04
DE3767431D1 (de) 1991-02-21
JP2537936B2 (ja) 1996-09-25
CA1273128C (es) 1990-08-21
EP0265489B1 (en) 1991-01-16
JPS63503185A (ja) 1988-11-17

Similar Documents

Publication Publication Date Title
ES2004607A6 (es) Procedimiento para la produccion de dispositivos transistores en areas seleccioadas de una lamina semiconductora
US3890632A (en) Stabilized semiconductor devices and method of making same
JP2000164869A5 (es)
JPS62271474A (ja) 電気的にプログラム可能な読出し専用メモリ装置
KR950021772A (ko) 적어도 하나의 모오스(mos) 트랜지스터를 구비한 집적회로의 제조방법
JP2005533372A5 (es)
JPS567463A (en) Semiconductor device and its manufacture
KR970054231A (ko) 비휘발성 메모리 셀 및 그 제조방법
TWI274415B (en) Electrostatic discharge protection device and method for its manufacture
JP5116224B2 (ja) Ｆｅｔにおける埋め込みバイアス・ウェル
CN105321988A (zh) 半导体装置及其制造方法
US9978848B2 (en) UTBB FDSOI split gate devices
JPS63122176A (ja) 半導体装置とその製造方法
KR950021540A (ko) 적어도 하나의 시모스-낸드 게이트를 가진 집적회로 및 제조방법
FR2445027A1 (fr) Circuit integre a transistors complementaires et a isolation dielectrique
KR880005690A (ko) 선택적인 에피켁샬층을 사용한 BiCMOS 제조방법
TW201225215A (en) Method of manufacturing trench power semiconductor device
JPH02163964A (ja) 読み出し専用半導体記憶装置の製造方法
KR100541139B1 (ko) 트렌치 모스 및 그 제조 방법
JP5799620B2 (ja) 半導体装置
JPS5582461A (en) Semiconductor integrated circuit device
KR880002271A (ko) Vlsi 자기-정합식 바이폴라 트랜지스터
JPS58121642A (ja) 半導体装置の製造方法
KR900001035A (ko) 분리식 수직형 수퍼베타 바이폴라 트랜지스터를 제조하기 위한 방법
KR790001277B1 (ko) 종형(縱形)접합형 전계효과 트랜지스터

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 20041102