ES2105180T3 - Procedimiento de deteccion de los errores de ejecucion de un programa logico. - Google Patents
Procedimiento de deteccion de los errores de ejecucion de un programa logico.Info
- Publication number
- ES2105180T3 ES2105180T3 ES93403174T ES93403174T ES2105180T3 ES 2105180 T3 ES2105180 T3 ES 2105180T3 ES 93403174 T ES93403174 T ES 93403174T ES 93403174 T ES93403174 T ES 93403174T ES 2105180 T3 ES2105180 T3 ES 2105180T3
- Authority
- ES
- Spain
- Prior art keywords
- execution
- executed
- instruction
- path
- program
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operations
- G06F11/1479—Generic software techniques for error detection or fault masking
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/28—Error detection; Error correction; Monitoring by checking the correct order of processing
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operations
- G06F11/1497—Time redundant execution of software on a single processing unit
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/83—Indexing scheme relating to error detection, to error correction, and to monitoring the solution involving signatures
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Devices For Executing Special Programs (AREA)
Abstract
LA PRESENTE INVENCION SE REFIERE A UN PROCEDIMIENTO DE DETECCION DE ERRORES DE EJECUCION DE UN LOGICIAL, COMPRENDIENDO INSTRUCCIONES CONECTADAS ENTRE ELLAS POR BIFURCACIONES, Y CONSTITUIDAS: ACTUA SOBRE OPERANDOS; TEXTOS CONDICIONALES QUE SIRVEN PARA DETERMINAR LA INSTRUCCION SIGUIENTE A EJECUTAR; INDICACIONES DE DESTINO DANDO DIRECTAMENTE LA INSTRUCCION SIGUIENTE A EJECUTAR, LOS TRAYECTOS AUTORIZADOS DE ESTE "LOGICIEL" LLAMANDOSE CAMINOS LICITOS, Y CADA EJECUCION DEL "LOGICIEL" SIENDO LLAMADO CAMINO EJECUTADO, CONSISTIENDO EL PROCEDIMIENTO EN: EN EL MOMENTO DE LA COMPILACION, UN DATO, LLAMADO FIRMA, DE REFERENCIA PARA CADA CAMINO LICITO, MEDIANTE COMBINACION DE IDENTIFICANTES ELEMENTALES PREDETERMINADOS ASOCIADOS A CADA INSTRUCCION; LE LLAMADA FIRMA CORRIENTE, AFECTADA AL CAMINO EJECUTADO CORRESPONDIENTE, MEDIANTE COMBINACION DE IDENTIFICANTES ELEMENTALES ASOCIADOS A CADA INSTRUCCION; OR DE EJECUCION SI LA FIRMA CORRIENTE NO PERTENECE AL CONJUNTO DE FIRMAS DE REFERENCIA, LA DETERMINACION DE FIRMAS DE REFERENCIAS Y EL CALCULO DE FIRMAS CORRIENTES, EFECTUANDOSE ADICIONANDO LAS REPRESENTACIONES BINARIAS DE LOS IDENTIFICANTES ELEMENTALES, ESTANDO MODIFICADA CADA UNA DE ESTAS REPRESENTACIONES BINARIAS ANTES DE SUMARSE, DE FORMA QUE ELLA DEPENDE DEL NUMERO DE ORDEN DE LA INSTRUCCION CORRESPONDIENTE RESPECTIVAMENTE EN EL CAMINO LICITO CONSIDERADO Y EN LA CONTINUACION DE LAS INSTRUCCIONES EJECUTADAS.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR9215990A FR2700032B1 (fr) | 1992-12-31 | 1992-12-31 | Procédé de détection des erreurs d'exécution d'un logiciel. |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES2105180T3 true ES2105180T3 (es) | 1997-10-16 |
Family
ID=9437344
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES93403174T Expired - Lifetime ES2105180T3 (es) | 1992-12-31 | 1993-12-27 | Procedimiento de deteccion de los errores de ejecucion de un programa logico. |
Country Status (7)
| Country | Link |
|---|---|
| EP (1) | EP0606802B1 (es) |
| AT (1) | ATE155906T1 (es) |
| DE (1) | DE69312457T2 (es) |
| DK (1) | DK0606802T3 (es) |
| ES (1) | ES2105180T3 (es) |
| FR (1) | FR2700032B1 (es) |
| GR (1) | GR3025061T3 (es) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2841015A1 (fr) * | 2002-06-18 | 2003-12-19 | St Microelectronics Sa | Controle d'execution d'un programme |
| EP1460546A1 (fr) * | 2003-03-18 | 2004-09-22 | SCHLUMBERGER Systèmes | Procédé de sécurisation de l'exécution d'un programme dans un ensemble électronique contre les attaques par introduction d'erreurs |
| FR2864655B1 (fr) * | 2003-12-31 | 2006-03-24 | Trusted Logic | Procede de controle d'integrite de programmes par verification d'empreintes de traces d'execution |
| EP1843250B1 (en) * | 2006-04-05 | 2015-06-10 | Texas Instruments France | System and method for checking the integrity of computer program code |
| EP1870829B1 (en) | 2006-06-23 | 2014-12-03 | Microsoft Corporation | Securing software by enforcing data flow integrity |
| DE102007038763A1 (de) * | 2007-08-16 | 2009-02-19 | Siemens Ag | Verfahren und Vorrichtung zur Sicherung eines Programms gegen eine Kontrollflussmanipulation und gegen einen fehlerhaften Programmablauf |
| FR2989488B1 (fr) * | 2012-04-13 | 2015-02-20 | Commissariat Energie Atomique | Dispositif pour generer une signature a l'execution d'une tache de programme et methode de comparaison de flots d'execution |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2241799B (en) * | 1990-03-08 | 1993-12-08 | Sony Corp | Supervision of microprocessors |
-
1992
- 1992-12-31 FR FR9215990A patent/FR2700032B1/fr not_active Expired - Fee Related
-
1993
- 1993-12-27 ES ES93403174T patent/ES2105180T3/es not_active Expired - Lifetime
- 1993-12-27 EP EP93403174A patent/EP0606802B1/fr not_active Expired - Lifetime
- 1993-12-27 DK DK93403174.1T patent/DK0606802T3/da active
- 1993-12-27 DE DE69312457T patent/DE69312457T2/de not_active Expired - Fee Related
- 1993-12-27 AT AT93403174T patent/ATE155906T1/de not_active IP Right Cessation
-
1997
- 1997-10-15 GR GR970402707T patent/GR3025061T3/el unknown
Also Published As
| Publication number | Publication date |
|---|---|
| ATE155906T1 (de) | 1997-08-15 |
| DE69312457T2 (de) | 1997-11-06 |
| DK0606802T3 (da) | 1997-08-25 |
| EP0606802B1 (fr) | 1997-07-23 |
| GR3025061T3 (en) | 1998-01-30 |
| FR2700032B1 (fr) | 1995-02-10 |
| DE69312457D1 (de) | 1997-09-04 |
| FR2700032A1 (fr) | 1994-07-01 |
| EP0606802A1 (fr) | 1994-07-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111104335B (zh) | 一种基于多层次分析的c语言缺陷检测方法及装置 | |
| IL135263A (en) | Automated certification and authentication of computer software | |
| KR20060103317A (ko) | 프로세서 유닛의 적어도 두 개의 운영 모드 간의 절환을위한 방법 및 장치 | |
| US20200356468A1 (en) | Device, System, and Method for Detecting a Defect in a Computer Program by Generating and Testing Semantically Equivalent Computer Program Variants | |
| ES2105180T3 (es) | Procedimiento de deteccion de los errores de ejecucion de un programa logico. | |
| JPH0748182B2 (ja) | プログラム・エラー検出方法 | |
| DE68926093D1 (de) | Vorrichtung und Verfahren zur Fehlererkennung in das Ergebnis einer arithmetische Operation | |
| Parygina et al. | Strong optimistic solving for dynamic symbolic execution | |
| Mulyukov et al. | Using unreachable code analysis in static analysis tool for finding defects in source code | |
| Li et al. | A static CFG extraction scheme for RISC-V runtime CFI | |
| JPH0210443A (ja) | 再テストケース選択方式 | |
| Fang et al. | Efficient Symbolic Execution of Software under Fault Attacks | |
| KR100222304B1 (ko) | 프로그래머블 로직 콘트롤러 로더의 디바이스 판별방법 | |
| JPS6324425A (ja) | テスト網羅状態検出方式 | |
| Chalupa et al. | Targeted Test Generation | |
| JPS62118448A (ja) | 不定値参照の検出方式 | |
| JP3012618B1 (ja) | 被検査プログラムのデバグ方法とそのデバグ方式 | |
| SU1509906A2 (ru) | Устройство дл контрол программ | |
| JPS6266338A (ja) | パイプライン機構の試験方法 | |
| JPH02239341A (ja) | プログラムトレーサにおける分岐網羅カバレージ率算出方式 | |
| JPS63300334A (ja) | プログラムの命令実行数測定方式 | |
| Schligloff et al. | Path testing | |
| JPH05173838A (ja) | 命令実行過程記録システム | |
| Clifton | A comparison of space requirements for short-circuit and full evaluation of boolean expressions | |
| JPS5916058A (ja) | プログラム |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FG2A | Definitive protection |
Ref document number: 606802 Country of ref document: ES |