ES2113847T3 - Interfaz de computador. - Google Patents

Interfaz de computador.

Info

Publication number
ES2113847T3
ES2113847T3 ES90101516T ES90101516T ES2113847T3 ES 2113847 T3 ES2113847 T3 ES 2113847T3 ES 90101516 T ES90101516 T ES 90101516T ES 90101516 T ES90101516 T ES 90101516T ES 2113847 T3 ES2113847 T3 ES 2113847T3
Authority
ES
Spain
Prior art keywords
data
interface
control
coupled
computer interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES90101516T
Other languages
English (en)
Inventor
Steven P Davies
William A Richards
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Hughes Aircraft Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Aircraft Co filed Critical Hughes Aircraft Co
Application granted granted Critical
Publication of ES2113847T3 publication Critical patent/ES2113847T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)

Abstract

APARATO DE INTERFAZ PARA ORDENADOR QUE PROPORCIONA UN EFICAZ INTERFAZ PARA ORDENADOR, QUE TRANSFIERE SEÑALES DE CONTROL Y DATOS UTILIZANDO UNA VARIEDAD DE PROTOCOLOS DE COMUNICACIONES ENTRE UN PROCESADOR DE SEÑALES Y DISPOSITIVOS EXTERNOS ACOPLADOS AL MISMO. EL INTERFAZ COMPRENDE UNA PLURALIDAD DE PUERTOS DE CONTROL Y TRANSFERENCIA DE DATOS, QUE INCLUYEN UN PUERTO SERIE Y CUATRO PUERTOS PARALELOS CONFIGURABLES. UNA PLURALIDAD DE CONTROLADORES SE ACOPLAN POR INTERFAZ CON EL PROCESADOR DE SEÑALES PARA DIRIGIR EL FLUJO DE SEÑALES DE CONTROL Y DATOS ENTRE DISPOSITIVOS. ADEMAS, Y CON OBJETO DE AUMENTAR LA VELOCIDAD DE OPERACION DEL INTERFAZ, SE DESCRIBEN TAMBIEN CIRCUITOS QUE CONTROLAN BUFFERS DE TRES ESTADOS EN LOS BUSES DE CONTROL Y DATOS ACOPLADOS A LAS PUERTAS SERIE Y PARALELAS CUYOS CIRCUITOS PROPORCIONAN CARACTERISTICAS DE COLECTOR ABIERTO SIN SACRIFICAR LA VELOCIDAD DEL BUFFER DE TRES ESTADOS.
ES90101516T 1989-01-27 1990-01-25 Interfaz de computador. Expired - Lifetime ES2113847T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US30378589A 1989-01-27 1989-01-27

Publications (1)

Publication Number Publication Date
ES2113847T3 true ES2113847T3 (es) 1998-05-16

Family

ID=23173684

Family Applications (1)

Application Number Title Priority Date Filing Date
ES90101516T Expired - Lifetime ES2113847T3 (es) 1989-01-27 1990-01-25 Interfaz de computador.

Country Status (6)

Country Link
EP (1) EP0380105B1 (es)
JP (1) JPH0816892B2 (es)
AU (1) AU627543B2 (es)
CA (1) CA2007052A1 (es)
DE (1) DE69032184T2 (es)
ES (1) ES2113847T3 (es)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0201223D0 (en) * 2002-01-19 2002-03-06 Inc Technologies Holdings Ltd Kiosk Technology kit
DE102006005432A1 (de) * 2006-02-07 2007-08-09 Keynote Sigos Gmbh Adaptermodul zur Bereitstellung einer Datenverbindung
CN102428329A (zh) 2009-04-30 2012-04-25 马斯兰科技澳洲财产有限公司 冷藏陈列柜的门系统

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4349870A (en) * 1979-09-05 1982-09-14 Motorola, Inc. Microcomputer with programmable multi-function port
JPS59146352A (ja) * 1983-02-09 1984-08-22 Nec Corp シングル・チップ・マイクロコンピュータ
US4716527A (en) * 1984-12-10 1987-12-29 Ing. C. Olivetti Bus converter
US4683534A (en) * 1985-06-17 1987-07-28 Motorola, Inc. Method and apparatus for interfacing buses of different sizes
JPS62107362A (ja) * 1985-11-06 1987-05-18 Toshiba Corp システム構成用ｌｓｉ

Also Published As

Publication number Publication date
AU627543B2 (en) 1992-08-27
AU4883990A (en) 1990-08-16
EP0380105A3 (en) 1992-01-15
DE69032184T2 (de) 1998-11-19
JPH0816892B2 (ja) 1996-02-21
DE69032184D1 (de) 1998-05-07
JPH02239357A (ja) 1990-09-21
EP0380105A2 (en) 1990-08-01
CA2007052A1 (en) 1990-07-27
EP0380105B1 (en) 1998-04-01

Similar Documents

Publication Publication Date Title
JP3194576B2 (ja) バス・インタフェース
US4635250A (en) Full-duplex one-sided cross-point switch
US10649944B2 (en) Configuration via high speed serial link
KR980006296A (ko) 적응성 입력-출력 포트를 갖는 집적 회로 칩과 이의 전기적 시스템
CA2491923A1 (en) Memory controller with adaptive processor interface port
DE69020569D1 (de) Modulares ein-/ausgabesystem für superrechner.
ATE160474T1 (de) Programmierbare logische schaltung mit programmierbaren invertern an den eingangs- /ausgangsanschlüssen
WO2001086812A3 (en) Fpga lookup table with high speed read decoder
US10528509B2 (en) Expansion bus devices comprising retimer switches
US3967059A (en) Bi-directional logic system
YU46392B (sh) Uređaj za ustanovljavanje komunikacionih puteva
WO2024102915A1 (en) Pcie retimer providing failover to redundant endpoint using inter-die data interface
TW346590B (en) Data processing system having a multi-function scalable parallel input/output port
US4736124A (en) High speed data bus structure
SE7701959L (sv) In- och utmatningsanordning for en dator
EP0442666A2 (en) Diagnostic system for integrated circuits using existing pads
US4486855A (en) Activity detector usable with a serial data link
US20020046307A1 (en) A data buffer
EP0077657A3 (en) Apparatus and methodology for configuration of an input/output digital circuit among different input/output protocols
CN206451069U (zh) 基于fpga的多通道高速信号转接卡
RU2001106588A (ru) Цифровой вычислительный комплекс для обработки сигналов в гидроакустических системах
US3904891A (en) Logic circuit for true and complement digital data transfer
CN107102961A (zh) 加速arm处理器并行工作的方法及系统
GB1240611A (en) Device for automatically displaying the status of logic elements and changing their status
US10459868B1 (en) Modular chip expansion bridge and corresponding methods

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 380105

Country of ref document: ES