ES2140376T3 - Tarjetas de memoria de almacenamiento principal que tienen funciones de inicializacion y reinicializacion en un solo bit. - Google Patents

Tarjetas de memoria de almacenamiento principal que tienen funciones de inicializacion y reinicializacion en un solo bit.

Info

Publication number
ES2140376T3
ES2140376T3 ES90480174T ES90480174T ES2140376T3 ES 2140376 T3 ES2140376 T3 ES 2140376T3 ES 90480174 T ES90480174 T ES 90480174T ES 90480174 T ES90480174 T ES 90480174T ES 2140376 T3 ES2140376 T3 ES 2140376T3
Authority
ES
Spain
Prior art keywords
information
word
memory
memory cards
matrices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES90480174T
Other languages
English (en)
Inventor
Richard Glenn Eikill
Quentin Gust Schmierer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of ES2140376T3 publication Critical patent/ES2140376T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Storage Device Security (AREA)

Abstract

UNA RED DE PROCESAMIENTO DE DATOS INCLUYE DISPOSITIVOS (18, 20) DE PROCESAMIENTO MULTIPLES, TARJETAS (24, 26, 28) DE MEMORIA MULTIPLES DE ALMACENAMIENTO PRINCIPAL, Y UNA INTERCONEXION ("INTERFACE") COMPARTIDA. CADA UNA DE LAS TARJETAS DE MEMORIA INCLUYE MATRICES DE MEMORIA (30, 36, 42 ), UN REGISTRO INTERNO (34, 40, 44) PARA ALMACENAMIENTO DE UNA PALABRA DE INFORMACION LEIDA EN LAS MATRICES DE MEMORIA Y CONJUNTO DE CIRCUITOS LOGICOS. CUANDO UNA DE LOS DISPOSITIVOS DE PROCESAMIENTO ENVIA UNA ORDEN ("COMMAND") DE AJUSTE ("SET") O DE REINICIALIZACION ("RESET") A UNA DE LAS TARJETAS DE MEMORIA, EL PROCESADOR ENVIA TAMBIEN UN ENMASCARAMIENTO DE INFORMACION. UNA PALABRA DE INFORMACION QUE SE VA A MODIFICAR SE SACA DE UNA DIRECCION SELECCIONADA EN LAS MATRICES DE MEMORIA Y SE GUARDA EN EL REGISTRO INTERNO. EL CONJUNTO DE CIRCUITOS LOGICOS APLICA EL ENMASCARAMIENTO A UNA PALABRA DE INFORMACION EN EL REGISTRO INTERNO, PARA MODIFICAR LA PALABRA DE INFORMACION DE ACUERDO CON EL ENMASCARAMIENTO DE INFORMACION, ENTONCES DEVUELVA LA PALABRA DE INFORMACION A LAS DIRECCIONES SELECCIONADAS EN LAS MATRICES.
ES90480174T 1989-12-13 1990-10-31 Tarjetas de memoria de almacenamiento principal que tienen funciones de inicializacion y reinicializacion en un solo bit. Expired - Lifetime ES2140376T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/450,182 US5167029A (en) 1989-12-13 1989-12-13 Data processing system and associated process using memory cards having data modify functions utilizing a data mask and an internal register

Publications (1)

Publication Number Publication Date
ES2140376T3 true ES2140376T3 (es) 2000-03-01

Family

ID=23787110

Family Applications (1)

Application Number Title Priority Date Filing Date
ES90480174T Expired - Lifetime ES2140376T3 (es) 1989-12-13 1990-10-31 Tarjetas de memoria de almacenamiento principal que tienen funciones de inicializacion y reinicializacion en un solo bit.

Country Status (10)

Country Link
US (1) US5167029A (es)
EP (1) EP0437160B1 (es)
JP (1) JPH03189843A (es)
KR (1) KR940002903B1 (es)
CN (1) CN1017837B (es)
AU (1) AU636680B2 (es)
BR (1) BR9006026A (es)
CA (1) CA2026741C (es)
DE (1) DE69033416T2 (es)
ES (1) ES2140376T3 (es)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1247640B (it) * 1990-04-26 1994-12-28 St Microelectronics Srl Operazioni booleane tra due qualsiasi bit di due qualsiasi registri
US5434970A (en) * 1991-02-14 1995-07-18 Cray Research, Inc. System for distributed multiprocessor communication
WO1994029871A1 (en) * 1993-06-14 1994-12-22 Rambus, Inc. Method and apparatus for writing to memory components
EP0723680B1 (en) * 1993-10-12 1998-08-12 Samsung Electronics Co., Ltd. Hardware assisted modify count instruction
US5499376A (en) * 1993-12-06 1996-03-12 Cpu Technology, Inc. High speed mask and logical combination operations for parallel processor units
US5692154A (en) * 1993-12-20 1997-11-25 Compaq Computer Corporation Circuit for masking a dirty status indication provided by a cache dirty memory under certain conditions so that a cache memory controller properly controls a cache tag memory
US6532180B2 (en) 2001-06-20 2003-03-11 Micron Technology, Inc. Write data masking for higher speed DRAMs
US7016999B1 (en) * 2002-02-05 2006-03-21 Adaptec, Inc. Hardware circuit and method for automatically configuring on-the-fly a sub-unit in a SCSI message
US6671212B2 (en) * 2002-02-08 2003-12-30 Ati Technologies Inc. Method and apparatus for data inversion in memory device
US8510569B2 (en) * 2009-12-16 2013-08-13 Intel Corporation Providing integrity verification and attestation in a hidden execution environment
US8850137B2 (en) * 2010-10-11 2014-09-30 Cisco Technology, Inc. Memory subsystem for counter-based and other applications
US11537319B2 (en) * 2019-12-11 2022-12-27 Advanced Micro Devices, Inc. Content addressable memory with sub-field minimum and maximum clamping
CN114579189B (zh) * 2022-05-05 2022-09-09 深圳云豹智能有限公司 单核以及多核访问寄存器数据的方法、处理器和系统

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS559742B2 (es) * 1974-06-20 1980-03-12
JPS5671154A (en) * 1979-11-15 1981-06-13 Nec Corp Information processing device
US4363093A (en) * 1980-03-10 1982-12-07 International Business Machines Corporation Processor intercommunication system
US4412286A (en) * 1980-09-25 1983-10-25 Dowd Brendan O Tightly coupled multiple instruction multiple data computer system
US4520439A (en) * 1981-01-05 1985-05-28 Sperry Corporation Variable field partial write data merge
JPS5960658A (ja) * 1982-09-30 1984-04-06 Fujitsu Ltd 論理機能を備えた半導体記憶装置
JPS59188764A (ja) * 1983-04-11 1984-10-26 Hitachi Ltd メモリ装置
US4569016A (en) * 1983-06-30 1986-02-04 International Business Machines Corporation Mechanism for implementing one machine cycle executable mask and rotate instructions in a primitive instruction set computing system
US4589613A (en) * 1984-02-06 1986-05-20 The Boeing Company Counterbalanced hinge assembly
JPS60189043A (ja) * 1984-03-07 1985-09-26 Fuji Electric Co Ltd プロセツサ
US4663728A (en) * 1984-06-20 1987-05-05 Weatherford James R Read/modify/write circuit for computer memory operation
JPS61104391A (ja) * 1984-10-23 1986-05-22 Fujitsu Ltd 半導体記憶装置
US4712190A (en) * 1985-01-25 1987-12-08 Digital Equipment Corporation Self-timed random access memory chip

Also Published As

Publication number Publication date
JPH03189843A (ja) 1991-08-19
DE69033416T2 (de) 2000-07-06
EP0437160A3 (en) 1993-01-13
CN1052562A (zh) 1991-06-26
KR910012955A (ko) 1991-08-08
AU636680B2 (en) 1993-05-06
DE69033416D1 (de) 2000-02-10
AU6655390A (en) 1991-06-20
CA2026741A1 (en) 1991-06-14
BR9006026A (pt) 1991-09-24
US5167029A (en) 1992-11-24
EP0437160B1 (en) 2000-01-05
EP0437160A2 (en) 1991-07-17
KR940002903B1 (en) 1994-04-07
CA2026741C (en) 1994-02-01
CN1017837B (zh) 1992-08-12

Similar Documents

Publication Publication Date Title
ES2140376T3 (es) Tarjetas de memoria de almacenamiento principal que tienen funciones de inicializacion y reinicializacion en un solo bit.
EP0330404A3 (en) Integrated circuit cards
DE69325072D1 (de) Gesicherte Speicherkarte
SE8405456L (sv) Mycket snabbt minnes- och minnesforvaltningssystem
NO172914B (no) Lagerkassett
CA2043493A1 (en) Hierarchical integrated circuit cache memory
US5535368A (en) Automatically-configuring memory subsystem
CA2015430A1 (en) Data exchange apparatus
US5642325A (en) Register file read/write cell
GB1360738A (en) Random access memory
US5928338A (en) Method for providing temporary registers in a local bus device by reusing configuration bits otherwise unused after system reset
DE3672466D1 (de) Einen schnellen stabilen speicher bildende elektronische vorrichtung.
GB1188290A (en) Improvements in or relating to Information Retrieval Systems
GB975315A (en) Data storage systems
EP0272670A3 (en) Segment descriptor unit
JPS62179037A (ja) メモリカ−ド
JPS5588154A (en) Data storage method
GB1477050A (en) Program-controlled machinery
JPS5688524A (en) Channel controller
JPS54116846A (en) Picture processing memory unit
KR960016690A (ko) 1칩화상처리용디바이스
JPS5873099A (ja) デ−タ処理装置
JPS57198599A (en) Memory device having redundancy
JPS53132233A (en) Memory access system
SU1628064A1 (ru) Устройство дл адресации

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 437160

Country of ref document: ES