IT1255920B - Memoria di sola lettura a maschera di tipo nand - Google Patents
Memoria di sola lettura a maschera di tipo nandInfo
- Publication number
- IT1255920B IT1255920B ITMI922458A ITMI922458A IT1255920B IT 1255920 B IT1255920 B IT 1255920B IT MI922458 A ITMI922458 A IT MI922458A IT MI922458 A ITMI922458 A IT MI922458A IT 1255920 B IT1255920 B IT 1255920B
- Authority
- IT
- Italy
- Prior art keywords
- string selection
- reading memory
- transistors
- depletion
- series
- Prior art date
Links
- 230000002787 reinforcement Effects 0.000 abstract 2
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
- G11C17/10—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM
- G11C17/12—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices
- G11C17/123—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices comprising cells having several storage transistors connected in series
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Read Only Memory (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
Memoria di sola lettura a maschere di tipo NAND comprendente un primo ed un secondo transistor di selezione di stringa di modalità di impoverimento o svuotamento o depletion e di rinforzo collegati in serie con linee di bit, ed una pluralità di transistor a celle collegati in serie fra i transistor di selezione di stringa ed un terminale di tensione di terra, in cui la lunghezza del canale dei transistor di selezione di stringa di modalità di rinforzo è maggiore di quella dei transistor di selezione di stringa di modalità di impovimento o depletion, in modo da impedire che nelle stringhe non selezionate scorra una corrente di dispersione.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR910019085 | 1991-10-29 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| ITMI922458A0 ITMI922458A0 (it) | 1992-10-27 |
| ITMI922458A1 ITMI922458A1 (it) | 1994-04-27 |
| IT1255920B true IT1255920B (it) | 1995-11-17 |
Family
ID=19321940
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ITMI922458A IT1255920B (it) | 1991-10-29 | 1992-10-27 | Memoria di sola lettura a maschera di tipo nand |
Country Status (7)
| Country | Link |
|---|---|
| JP (1) | JPH05218328A (it) |
| KR (1) | KR960005564B1 (it) |
| CN (1) | CN1072040A (it) |
| DE (1) | DE4229129A1 (it) |
| FR (1) | FR2683078A1 (it) |
| GB (1) | GB2261090A (it) |
| IT (1) | IT1255920B (it) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100358148B1 (ko) * | 1995-05-15 | 2003-01-08 | 주식회사 하이닉스반도체 | 마스크롬 |
| KR100358139B1 (ko) * | 1995-07-11 | 2003-01-15 | 주식회사 하이닉스반도체 | 마스크롬 |
| KR980005033A (ko) * | 1996-06-27 | 1998-03-30 | 김주용 | 마스크 롬 디바이스 |
| KR100408575B1 (ko) * | 1996-12-17 | 2003-12-06 | 지멘스 악티엔게젤샤프트 | 메모리 셀 장치의 병렬 라인을 제어하기 위한 장치 |
| JP2005243127A (ja) * | 2004-02-25 | 2005-09-08 | Sanyo Electric Co Ltd | 紫外線消去型半導体メモリ装置 |
| KR101094840B1 (ko) * | 2005-07-12 | 2011-12-16 | 삼성전자주식회사 | 낸드형 플래시 메모리 장치 및 그 제조 방법 |
| CN102214485B (zh) * | 2010-04-02 | 2016-03-30 | 台湾积体电路制造股份有限公司 | 只读存储器与只读存储器操作方法 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4305139A (en) * | 1979-12-26 | 1981-12-08 | International Business Machines Corporation | State detection for storage cells |
| US4980861A (en) * | 1987-01-16 | 1990-12-25 | Microchip Technology Incorporated | NAND stack ROM |
| JPH01276757A (ja) * | 1988-04-28 | 1989-11-07 | Fujitsu Ltd | 半導体記憶装置の製造方法 |
| KR910004166B1 (ko) * | 1988-12-27 | 1991-06-22 | 삼성전자주식회사 | 낸드쎌들을 가지는 전기적으로 소거 및 프로그램 가능한 반도체 메모리장치 |
| JP2509707B2 (ja) * | 1989-09-04 | 1996-06-26 | 株式会社東芝 | 半導体装置の製造方法 |
| KR940004609B1 (ko) * | 1991-09-04 | 1994-05-25 | 삼성전자 주식회사 | 마스크 리드 온리 메모리 |
-
1992
- 1992-08-27 FR FR9210327A patent/FR2683078A1/fr active Pending
- 1992-09-01 DE DE4229129A patent/DE4229129A1/de not_active Withdrawn
- 1992-10-27 IT ITMI922458A patent/IT1255920B/it active IP Right Grant
- 1992-10-29 JP JP29136092A patent/JPH05218328A/ja active Pending
- 1992-10-29 CN CN92112534A patent/CN1072040A/zh active Pending
- 1992-10-29 KR KR1019920020029A patent/KR960005564B1/ko not_active Expired - Fee Related
- 1992-10-29 GB GB9222728A patent/GB2261090A/en not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| JPH05218328A (ja) | 1993-08-27 |
| CN1072040A (zh) | 1993-05-12 |
| GB9222728D0 (en) | 1992-12-09 |
| ITMI922458A0 (it) | 1992-10-27 |
| GB2261090A (en) | 1993-05-05 |
| KR930009080A (ko) | 1993-05-22 |
| FR2683078A1 (fr) | 1993-04-30 |
| KR960005564B1 (ko) | 1996-04-26 |
| ITMI922458A1 (it) | 1994-04-27 |
| DE4229129A1 (de) | 1993-05-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6522583B2 (en) | Nonvolatile semiconductor memory | |
| JPH0777078B2 (ja) | 不揮発性半導体メモリ | |
| US4999812A (en) | Architecture for a flash erase EEPROM memory | |
| JPS6425394A (en) | Nonvolatile semiconductor memory device | |
| IT1255920B (it) | Memoria di sola lettura a maschera di tipo nand | |
| KR900009176B1 (ko) | 불휘발성 반도체메모리 | |
| JPH0746515B2 (ja) | デコ−ダ回路 | |
| CN102522117B (zh) | 存储器电路 | |
| NO20024781L (no) | Sidemodus-sletting i et flash-minne oppsett | |
| KR970076847A (ko) | 소거 동작시 간단한 구조의 플래시 메모리 셀에 소거 가능 전압을 공급할 수 있는 비휘발성 반도체 기억 장치 | |
| GB2000407A (en) | Volatile/non-volatile latch | |
| KR930005031A (ko) | 낸드형 플래쉬 메모리의 과도 소거 방지 장치 및 방법 | |
| US8274830B2 (en) | Constant current read mode or constant current data retention mode nonvolatile memory device | |
| KR870002593A (ko) | 불휘발성 반도체 기억장치 | |
| TW471178B (en) | Nonvolatile semiconductor memory | |
| CN208351937U (zh) | 一种低电压灵敏放大器电路 | |
| JPS6294987A (ja) | Mis電界効果型半導体装置及びその情報の検出方法 | |
| JPS5960797A (ja) | 不揮発性半導体メモリ装置 | |
| KR20190073310A (ko) | 플래시 메모리의 프로그래밍 회로, 프로그래밍 방법 및 플래시 메모리 | |
| KR102282581B1 (ko) | 플래시 메모리 시스템에서 워드 라인들과 제어 게이트 라인들 사이의 커플링을 감소시키기 위한 방법 및 장치 | |
| JPS60246098A (ja) | プログラマブルリードオンリメモリ | |
| ATE271254T1 (de) | Halbleiteranordnung | |
| CN207558427U (zh) | 非易失性存储器的编程电路 | |
| KR100274750B1 (ko) | 비휘발성반도체기억장치의구동방법 | |
| KR970030852A (ko) | 반도체 메모리소자 및 그 제조방법 및 그 구동방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 0001 | Granted |