IT1398204B1 - Sistema e metodo per eseguire il test elettrico di vie passanti nel silicio (tsv - through silicon vias). - Google Patents
Sistema e metodo per eseguire il test elettrico di vie passanti nel silicio (tsv - through silicon vias).Info
- Publication number
- IT1398204B1 IT1398204B1 ITTO2010A000109A ITTO20100109A IT1398204B1 IT 1398204 B1 IT1398204 B1 IT 1398204B1 IT TO2010A000109 A ITTO2010A000109 A IT TO2010A000109A IT TO20100109 A ITTO20100109 A IT TO20100109A IT 1398204 B1 IT1398204 B1 IT 1398204B1
- Authority
- IT
- Italy
- Prior art keywords
- silicon
- tsv
- perform
- electric test
- vias
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
- G01R31/27—Testing of devices without physical removal from the circuit of which they form part, e.g. compensating for effects surrounding elements
- G01R31/275—Testing of devices without physical removal from the circuit of which they form part, e.g. compensating for effects surrounding elements for testing individual semiconductor components within integrated circuits
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2853—Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
- H10P74/27—Structural arrangements therefor
- H10P74/277—Circuits for electrically characterising or monitoring manufacturing processes, e.g. circuits in tested chips or circuits in testing wafers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
- H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
- H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
- H10W20/0245—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias comprising use of blind vias during the manufacture
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
- H10W20/211—Through-semiconductor vias, e.g. TSVs
- H10W20/212—Top-view shapes or dispositions, e.g. top-view layouts of the vias
- H10W20/2125—Top-view shapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
- H10W20/211—Through-semiconductor vias, e.g. TSVs
- H10W20/212—Top-view shapes or dispositions, e.g. top-view layouts of the vias
- H10W20/2125—Top-view shapes
- H10W20/2128—Coaxial through-semiconductor vias
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
- H10W20/211—Through-semiconductor vias, e.g. TSVs
- H10W20/217—Through-semiconductor vias, e.g. TSVs comprising ring-shaped isolation structures outside of the via holes
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Automation & Control Theory (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Integrated Circuits (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
Priority Applications (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| ITTO2010A000109A IT1398204B1 (it) | 2010-02-16 | 2010-02-16 | Sistema e metodo per eseguire il test elettrico di vie passanti nel silicio (tsv - through silicon vias). |
| US13/579,562 US9111895B2 (en) | 2010-02-16 | 2011-02-16 | System and method for electrical testing of through silicon vias (TSVs) |
| PCT/EP2011/052319 WO2011101393A1 (en) | 2010-02-16 | 2011-02-16 | SYSTEM AND METHOD FOR ELECTRICAL TESTING OF THROUGH SILICON VIAS (TSVs) |
| CN201180008062.1A CN102782839B (zh) | 2010-02-16 | 2011-02-16 | 用于硅通孔(tsv)的电测试的系统和方法 |
| CN201510316863.4A CN104916622B (zh) | 2010-02-16 | 2011-02-16 | 半导体材料的主体和用于制造半导体材料的主体的方法 |
| US14/827,796 US9874598B2 (en) | 2010-02-16 | 2015-08-17 | System and method for electrical testing of through silicon vias (TSVs) |
| US15/841,585 US10775426B2 (en) | 2010-02-16 | 2017-12-14 | System and method for electrical testing of through silicon vias (TSVs) |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| ITTO2010A000109A IT1398204B1 (it) | 2010-02-16 | 2010-02-16 | Sistema e metodo per eseguire il test elettrico di vie passanti nel silicio (tsv - through silicon vias). |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| ITTO20100109A1 ITTO20100109A1 (it) | 2011-08-17 |
| IT1398204B1 true IT1398204B1 (it) | 2013-02-14 |
Family
ID=42648051
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ITTO2010A000109A IT1398204B1 (it) | 2010-02-16 | 2010-02-16 | Sistema e metodo per eseguire il test elettrico di vie passanti nel silicio (tsv - through silicon vias). |
Country Status (4)
| Country | Link |
|---|---|
| US (3) | US9111895B2 (it) |
| CN (2) | CN104916622B (it) |
| IT (1) | IT1398204B1 (it) |
| WO (1) | WO2011101393A1 (it) |
Families Citing this family (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| ITMI20072399A1 (it) * | 2007-12-20 | 2009-06-21 | St Microelectronics Srl | Scheda sonde migliorata per collaudare circuiti integrati |
| IT1398204B1 (it) | 2010-02-16 | 2013-02-14 | St Microelectronics Srl | Sistema e metodo per eseguire il test elettrico di vie passanti nel silicio (tsv - through silicon vias). |
| IT1402434B1 (it) * | 2010-06-10 | 2013-09-04 | St Microelectronics Srl | Struttura di rilevamento dell'allineamento di una sonda atta a testare circuiti integrati |
| US8816715B2 (en) * | 2011-05-12 | 2014-08-26 | Nanya Technology Corp. | MOS test structure, method for forming MOS test structure and method for performing wafer acceptance test |
| US8692246B2 (en) * | 2011-09-15 | 2014-04-08 | International Business Machines Corporation | Leakage measurement structure having through silicon vias |
| US9081064B2 (en) * | 2011-10-18 | 2015-07-14 | Texas Instruments Incorporated | IC scan cell coupled to TSV top and bottom contacts |
| TWI490502B (zh) * | 2011-11-25 | 2015-07-01 | Chipmos Technologies Inc | 探針卡 |
| CN103165577B (zh) * | 2011-12-08 | 2016-08-31 | 中芯国际集成电路制造(上海)有限公司 | 半导体检测结构及检测方法 |
| US9157960B2 (en) | 2012-03-02 | 2015-10-13 | Micron Technology, Inc. | Through-substrate via (TSV) testing |
| ITTO20120294A1 (it) | 2012-04-03 | 2013-10-04 | St Microelectronics Srl | Sistema perfezionato di test elettrico di vie passanti nel silicio (tsv-through silicon vias) e relativo procedimento di fabbricazione |
| KR101949503B1 (ko) * | 2012-04-18 | 2019-02-18 | 에스케이하이닉스 주식회사 | 적층형 반도체 장치, 그 제조 방법 및 테스트 방법 |
| FR2993396B1 (fr) * | 2012-07-11 | 2015-05-15 | Commissariat Energie Atomique | Dispositif de test electrique d'interconnexions d'un dispositif microelectronique |
| US9455190B2 (en) * | 2012-09-03 | 2016-09-27 | SK Hynix Inc. | Semiconductor apparatus having TSV and testing method thereof |
| JP5582209B1 (ja) * | 2013-03-01 | 2014-09-03 | 日本電気株式会社 | 半導体デバイスの製造方法及び検査方法 |
| KR20150011924A (ko) * | 2013-07-24 | 2015-02-03 | 에스케이하이닉스 주식회사 | 반도체 장치 및 그 제조 방법 |
| CN103630802B (zh) * | 2013-11-04 | 2016-02-03 | 中国航天科技集团公司第九研究院第七七一研究所 | 基于soi衬底的tsv通孔绝缘层测试结构 |
| US9939338B2 (en) * | 2015-02-19 | 2018-04-10 | Stmicroelectronics S.R.L. | Pressure sensing device with cavity and related methods |
| US10379156B2 (en) | 2015-05-29 | 2019-08-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump ball testing system and method |
| JP6544160B2 (ja) * | 2015-09-09 | 2019-07-17 | 三菱電機株式会社 | 半導体装置 |
| EP3726830B1 (en) | 2016-05-31 | 2025-12-17 | Sony Semiconductor Solutions Corporation | Image capturing device, image capturing method, camera module, and electronic device |
| KR102677081B1 (ko) * | 2016-12-28 | 2024-06-21 | 삼성전자주식회사 | 소잉 라인 상에 비아 홀이 내재된 패드가 배치되는 스크라이브 레인 구조 |
| US9966318B1 (en) * | 2017-01-31 | 2018-05-08 | Stmicroelectronics S.R.L. | System for electrical testing of through silicon vias (TSVs) |
| CN106920797B (zh) * | 2017-03-08 | 2018-10-12 | 长江存储科技有限责任公司 | 存储器结构及其制备方法、存储器的测试方法 |
| US10739389B2 (en) * | 2018-03-16 | 2020-08-11 | The Boeing Company | Systems and methods for measuring the electrical contact resistance at an interface |
| FR3082656B1 (fr) * | 2018-06-18 | 2022-02-04 | Commissariat Energie Atomique | Circuit integre comprenant des macros et son procede de fabrication |
| CN109979841A (zh) * | 2019-03-11 | 2019-07-05 | 上海华虹宏力半导体制造有限公司 | 集成电路接触孔电阻测量方法 |
| EP3840551A1 (en) * | 2019-12-20 | 2021-06-23 | ZKW Group GmbH | Car module |
| CN114152858A (zh) * | 2022-02-08 | 2022-03-08 | 广州粤芯半导体技术有限公司 | 切割道器件的电性测试装置及测试方法 |
| CN114628367A (zh) * | 2022-03-10 | 2022-06-14 | 长江存储科技有限责任公司 | 通孔界面失效的测试结构、测试方法、装置和半导体结构 |
| US12553938B2 (en) | 2022-06-27 | 2026-02-17 | Shanghai United Imaging Microelectronics Technology Co., Ltd. | Devices and methods for testing of through silicon vias |
| KR20250139142A (ko) * | 2024-03-14 | 2025-09-23 | 에스케이하이닉스 주식회사 | 관통비아의 불량을 검출하는 메모리장치 |
Family Cites Families (85)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63258060A (ja) * | 1987-04-15 | 1988-10-25 | Nec Corp | 半導体記憶装置 |
| US5175607A (en) | 1990-04-26 | 1992-12-29 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and manufacturing method thereof |
| DE4143209A1 (de) | 1991-12-30 | 1993-07-01 | Hoefflinger Bernd Prof Dr | Integrierte schaltung |
| US5448014A (en) * | 1993-01-27 | 1995-09-05 | Trw Inc. | Mass simultaneous sealing and electrical connection of electronic devices |
| US5814889A (en) * | 1995-06-05 | 1998-09-29 | Harris Corporation | Intergrated circuit with coaxial isolation and method |
| US6121659A (en) * | 1998-03-27 | 2000-09-19 | International Business Machines Corporation | Buried patterned conductor planes for semiconductor-on-insulator integrated circuit |
| US6355950B1 (en) | 1998-09-23 | 2002-03-12 | Intel Corporation | Substrate interconnect for power distribution on integrated circuits |
| EP1351288B1 (en) * | 2002-04-05 | 2015-10-28 | STMicroelectronics Srl | Process for manufacturing an insulated interconnection through a body of semiconductor material and corresponding semiconductor device |
| GB2392307B8 (en) | 2002-07-26 | 2006-09-20 | Detection Technology Oy | Semiconductor structure for imaging detectors |
| US6838332B1 (en) | 2003-08-15 | 2005-01-04 | Freescale Semiconductor, Inc. | Method for forming a semiconductor device having electrical contact from opposite sides |
| JP5354765B2 (ja) | 2004-08-20 | 2013-11-27 | カミヤチョウ アイピー ホールディングス | 三次元積層構造を持つ半導体装置の製造方法 |
| JP4930894B2 (ja) | 2005-05-13 | 2012-05-16 | サンケン電気株式会社 | 半導体装置 |
| JP2007243140A (ja) | 2006-02-09 | 2007-09-20 | Renesas Technology Corp | 半導体装置、電子装置および半導体装置の製造方法 |
| JP5258207B2 (ja) | 2007-05-29 | 2013-08-07 | セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー | 半導体装置 |
| US7683644B2 (en) * | 2007-08-06 | 2010-03-23 | International Business Machines Corporation | Extrusion failure monitor structures |
| US7705440B2 (en) | 2007-09-07 | 2010-04-27 | Freescale Semiconductor, Inc. | Substrate having through-wafer vias and method of forming |
| EP2255386B1 (en) * | 2008-03-19 | 2016-05-04 | Imec | Method of fabricating through-substrate vias and semiconductor chip prepared for being provided with a through-substrate via |
| US7541203B1 (en) * | 2008-05-13 | 2009-06-02 | International Business Machines Corporation | Conductive adhesive for thinned silicon wafers with through silicon vias |
| US7973310B2 (en) * | 2008-07-11 | 2011-07-05 | Chipmos Technologies Inc. | Semiconductor package structure and method for manufacturing the same |
| US7989318B2 (en) | 2008-12-08 | 2011-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for stacking semiconductor dies |
| US7943428B2 (en) | 2008-12-24 | 2011-05-17 | International Business Machines Corporation | Bonded semiconductor substrate including a cooling mechanism |
| US8097964B2 (en) | 2008-12-29 | 2012-01-17 | Texas Instruments Incorporated | IC having TSV arrays with reduced TSV induced stress |
| US7893529B2 (en) | 2009-01-12 | 2011-02-22 | International Business Machines Corporation | Thermoelectric 3D cooling |
| US8501587B2 (en) | 2009-01-13 | 2013-08-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked integrated chips and methods of fabrication thereof |
| US8299583B2 (en) | 2009-03-05 | 2012-10-30 | International Business Machines Corporation | Two-sided semiconductor structure |
| JP5985136B2 (ja) | 2009-03-19 | 2016-09-06 | ソニー株式会社 | 半導体装置とその製造方法、及び電子機器 |
| US8988130B2 (en) * | 2009-05-20 | 2015-03-24 | Qualcomm Incorporated | Method and apparatus for providing through silicon via (TSV) redundancy |
| US20100332177A1 (en) * | 2009-06-30 | 2010-12-30 | National Tsing Hua University | Test access control apparatus and method thereof |
| US8063654B2 (en) | 2009-07-17 | 2011-11-22 | Xilinx, Inc. | Apparatus and method for testing of stacked die structure |
| US8232115B2 (en) * | 2009-09-25 | 2012-07-31 | International Business Machines Corporation | Test structure for determination of TSV depth |
| US20110080184A1 (en) * | 2009-10-01 | 2011-04-07 | National Tsing Hua University | Method for testing through-silicon-via and the circuit thereof |
| US8531199B2 (en) | 2009-10-01 | 2013-09-10 | National Tsing Hua University | Method for testing through-silicon-via and the circuit thereof |
| KR101094916B1 (ko) | 2009-10-29 | 2011-12-15 | 주식회사 하이닉스반도체 | 반도체 장치의 테스트 회로 및 방법 |
| US8115097B2 (en) | 2009-11-19 | 2012-02-14 | International Business Machines Corporation | Grid-line-free contact for a photovoltaic cell |
| IT1398204B1 (it) | 2010-02-16 | 2013-02-14 | St Microelectronics Srl | Sistema e metodo per eseguire il test elettrico di vie passanti nel silicio (tsv - through silicon vias). |
| JP5629309B2 (ja) | 2010-03-15 | 2014-11-19 | 株式会社日立製作所 | 半導体装置およびそのテスト方法 |
| TWI413236B (zh) | 2010-06-11 | 2013-10-21 | 財團法人工業技術研究院 | 半導體裝置之堆疊製程的靜電放電保護方案 |
| EP2413149A1 (en) | 2010-07-29 | 2012-02-01 | Imec | Capacitance measurement in microchips |
| US8680874B2 (en) | 2010-07-30 | 2014-03-25 | Imec | On-chip testing using time-to-digital conversion |
| US20120080802A1 (en) | 2010-09-30 | 2012-04-05 | International Business Machines Corporation | Through silicon via in n+ epitaxy wafers with reduced parasitic capacitance |
| US8466024B2 (en) | 2010-12-13 | 2013-06-18 | International Business Machines Corporation | Power domain controller with gated through silicon via having FET with horizontal channel |
| US8742535B2 (en) | 2010-12-16 | 2014-06-03 | Lsi Corporation | Integration of shallow trench isolation and through-substrate vias into integrated circuit designs |
| KR101242614B1 (ko) | 2010-12-17 | 2013-03-19 | 에스케이하이닉스 주식회사 | 반도체 집적회로 |
| TWI416706B (zh) | 2010-12-20 | 2013-11-21 | 國立交通大學 | 三維積體電路的靜電放電防護結構 |
| JP2012146861A (ja) | 2011-01-13 | 2012-08-02 | Toshiba Corp | 半導体記憶装置 |
| US8823090B2 (en) | 2011-02-17 | 2014-09-02 | International Business Machines Corporation | Field-effect transistor and method of creating same |
| JP5853389B2 (ja) | 2011-03-28 | 2016-02-09 | ソニー株式会社 | 半導体装置及び半導体装置の製造方法。 |
| JP5729100B2 (ja) | 2011-04-11 | 2015-06-03 | ソニー株式会社 | 半導体装置の製造方法、半導体装置、電子機器 |
| US8354327B2 (en) | 2011-04-21 | 2013-01-15 | Globalfoundries Singapore Pte Ltd | Scheme for planarizing through-silicon vias |
| KR101828063B1 (ko) | 2011-05-17 | 2018-02-09 | 삼성전자주식회사 | 반도체 장치 및 그 형성방법 |
| US8492903B2 (en) | 2011-06-29 | 2013-07-23 | International Business Machines Corporation | Through silicon via direct FET signal gating |
| KR101321480B1 (ko) | 2011-06-29 | 2013-10-28 | 에스케이하이닉스 주식회사 | 반도체 장치 및 스택 반도체 장치 |
| US8775108B2 (en) | 2011-06-29 | 2014-07-08 | Duke University | Method and architecture for pre-bond probing of TSVs in 3D stacked integrated circuits |
| US8354678B1 (en) | 2011-07-11 | 2013-01-15 | International Business Machines Corporation | Structure and method for forming a light detecting diode and a light emitting diode on a silicon-on-insulator wafer backside |
| US8564085B2 (en) | 2011-07-18 | 2013-10-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | CMOS image sensor structure |
| WO2013033628A1 (en) | 2011-09-01 | 2013-03-07 | Rambus Inc. | Testing through-silicon-vias |
| US8692246B2 (en) | 2011-09-15 | 2014-04-08 | International Business Machines Corporation | Leakage measurement structure having through silicon vias |
| US8546953B2 (en) | 2011-12-13 | 2013-10-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Through silicon via (TSV) isolation structures for noise reduction in 3D integrated circuit |
| TWI467736B (zh) | 2012-01-04 | 2015-01-01 | 國立交通大學 | 立體積體電路裝置 |
| JP2013143532A (ja) | 2012-01-12 | 2013-07-22 | Toshiba Corp | 半導体装置 |
| ITTO20120294A1 (it) | 2012-04-03 | 2013-10-04 | St Microelectronics Srl | Sistema perfezionato di test elettrico di vie passanti nel silicio (tsv-through silicon vias) e relativo procedimento di fabbricazione |
| US8975910B2 (en) | 2012-04-27 | 2015-03-10 | International Business Machines Corporation | Through-silicon-via with sacrificial dielectric line |
| WO2014003793A1 (en) | 2012-06-29 | 2014-01-03 | Intel Corporation | Charge sharing testing of through-body-vias |
| WO2014003792A1 (en) | 2012-06-29 | 2014-01-03 | Intel Corporation | Pulsed testing of through-body-vias |
| US20140054742A1 (en) | 2012-08-27 | 2014-02-27 | Agency For Science, Technology And Research | Semiconductor Structure |
| JP5908418B2 (ja) | 2013-01-31 | 2016-04-26 | 株式会社東芝 | 半導体装置の検査回路、検査方法及び検査装置 |
| US9482720B2 (en) | 2013-02-14 | 2016-11-01 | Duke University | Non-invasive pre-bond TSV test using ring oscillators and multiple voltage levels |
| JP5834030B2 (ja) | 2013-02-18 | 2015-12-16 | 株式会社東芝 | 半導体装置 |
| JP5582209B1 (ja) | 2013-03-01 | 2014-09-03 | 日本電気株式会社 | 半導体デバイスの製造方法及び検査方法 |
| US9673316B1 (en) | 2013-03-15 | 2017-06-06 | Maxim Integrated Products, Inc. | Vertical semiconductor device having frontside interconnections |
| FR3003398B1 (fr) | 2013-03-15 | 2016-08-05 | Commissariat Energie Atomique | Procede, dispositif et systeme de detection automatique de defauts dans des vias tsv |
| US9269789B2 (en) | 2013-03-15 | 2016-02-23 | Semiconductor Components Industries, Llc | Method of forming a high electron mobility semiconductor device and structure therefor |
| KR20150011924A (ko) | 2013-07-24 | 2015-02-03 | 에스케이하이닉스 주식회사 | 반도체 장치 및 그 제조 방법 |
| KR20150042612A (ko) | 2013-10-11 | 2015-04-21 | 삼성전자주식회사 | 디커플링 캐패시터를 갖는 반도체 소자 및 그 형성 방법 |
| US10340203B2 (en) | 2014-02-07 | 2019-07-02 | United Microelectronics Corp. | Semiconductor structure with through silicon via and method for fabricating and testing the same |
| US9209305B1 (en) | 2014-06-06 | 2015-12-08 | Stmicroelectronics, Inc. | Backside source-drain contact for integrated circuit transistor devices and method of making same |
| US9337292B1 (en) | 2014-11-26 | 2016-05-10 | Texas Instruments Incorporated | Very high aspect ratio contact |
| US9869713B2 (en) | 2015-03-05 | 2018-01-16 | Qualcomm Incorporated | Through-silicon via (TSV) crack sensors for detecting TSV cracks in three-dimensional (3D) integrated circuits (ICs) (3DICs), and related methods and systems |
| US9754790B2 (en) | 2015-05-14 | 2017-09-05 | Macronix International Co., Ltd. | Memory device and method for fabricating the same |
| US9401312B1 (en) | 2015-06-11 | 2016-07-26 | Globalfoundries Inc. | TSV redundancy scheme and architecture using decoder/encoder |
| US9460962B1 (en) | 2015-08-06 | 2016-10-04 | Texas Instruments Incorporated | Substrate contact etch process |
| US9588174B1 (en) | 2016-03-08 | 2017-03-07 | International Business Machines Corporation | Method for testing through silicon vias in 3D integrated circuits |
| KR101772808B1 (ko) | 2016-03-18 | 2017-08-30 | 연세대학교 산학협력단 | Tsv 테스트 및 분석 회로 및 테스트 방법 |
| US10338133B2 (en) | 2016-05-24 | 2019-07-02 | Duke University | Multi-layer integrated circuits having isolation cells for layer testing and related methods |
| US9966318B1 (en) | 2017-01-31 | 2018-05-08 | Stmicroelectronics S.R.L. | System for electrical testing of through silicon vias (TSVs) |
-
2010
- 2010-02-16 IT ITTO2010A000109A patent/IT1398204B1/it active
-
2011
- 2011-02-16 US US13/579,562 patent/US9111895B2/en active Active
- 2011-02-16 CN CN201510316863.4A patent/CN104916622B/zh active Active
- 2011-02-16 CN CN201180008062.1A patent/CN102782839B/zh active Active
- 2011-02-16 WO PCT/EP2011/052319 patent/WO2011101393A1/en not_active Ceased
-
2015
- 2015-08-17 US US14/827,796 patent/US9874598B2/en active Active
-
2017
- 2017-12-14 US US15/841,585 patent/US10775426B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN104916622A (zh) | 2015-09-16 |
| US20150355267A1 (en) | 2015-12-10 |
| CN102782839B (zh) | 2015-07-15 |
| WO2011101393A1 (en) | 2011-08-25 |
| US20130057312A1 (en) | 2013-03-07 |
| US9111895B2 (en) | 2015-08-18 |
| CN104916622B (zh) | 2019-01-04 |
| US9874598B2 (en) | 2018-01-23 |
| ITTO20100109A1 (it) | 2011-08-17 |
| US10775426B2 (en) | 2020-09-15 |
| CN102782839A (zh) | 2012-11-14 |
| US20180106854A1 (en) | 2018-04-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| IT1398204B1 (it) | Sistema e metodo per eseguire il test elettrico di vie passanti nel silicio (tsv - through silicon vias). | |
| IL243824B (en) | Systems and devices for analysis of samples | |
| SMT201600286B (it) | Sistema conduttore ibrido | |
| BR112014032382A2 (pt) | sistema de potência eletrônica | |
| BR112014010880A2 (pt) | contato elétrico e sistema de conexão elétrica | |
| BR112013015117A2 (pt) | conjunto microeletrônico, e, sistema | |
| PT2898384T (pt) | Sistema de auto-localização e respetivo método de funcionamento | |
| BR112012024853A2 (pt) | método e sistema | |
| BR112013016842A2 (pt) | contato elétrico, e, sistema de conexão elétrica | |
| BR112013025364A2 (pt) | módulo fotovoltaico e sistema fotovoltaico | |
| BR112013011412A2 (pt) | aparelho de navegação e método | |
| BR112013009489A2 (pt) | aparelho e método de conexão | |
| BR112012030920A2 (pt) | método e sistema | |
| GB2506790B (en) | System and method to measure or generate an electrical field downhole | |
| ITMI20120028A1 (it) | Metodo e sistema di certificazione della presenza di un operatore | |
| BR112013032183A2 (pt) | sistema e método de avaliação de recursos | |
| DE102012202051A8 (de) | Wärmeschutzsystem für elektrische Vorrichtung | |
| PT2584827T (pt) | Aparelho terminal e método de comunicação do mesmo | |
| BR112012017067A2 (pt) | método e sistema de associação rede-aplicativo | |
| BR112012031415A2 (pt) | método de inercialização e sistema de inercialização | |
| BR112013017063A2 (pt) | sistema de áudio e método de operação de um sistema de áudio | |
| BR112013016196A2 (pt) | sistema de processo integrado | |
| ITMI20111836A1 (it) | Sistema di navigazione e procedimento per il suo funzionamento | |
| PL3677460T3 (pl) | Urządzenie oraz sposób instalowania szyby przedniej | |
| IT1398937B1 (it) | Metodo per eseguire un testing elettrico di dispositivi elettronici |