JPH0113574B2 - - Google Patents
Info
- Publication number
- JPH0113574B2 JPH0113574B2 JP58175347A JP17534783A JPH0113574B2 JP H0113574 B2 JPH0113574 B2 JP H0113574B2 JP 58175347 A JP58175347 A JP 58175347A JP 17534783 A JP17534783 A JP 17534783A JP H0113574 B2 JPH0113574 B2 JP H0113574B2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- interrupt request
- cpu
- peripheral device
- peripheral devices
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
- G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Analogue/Digital Conversion (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58175347A JPS6068450A (ja) | 1983-09-22 | 1983-09-22 | 割込み要求回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58175347A JPS6068450A (ja) | 1983-09-22 | 1983-09-22 | 割込み要求回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6068450A JPS6068450A (ja) | 1985-04-19 |
| JPH0113574B2 true JPH0113574B2 (fr) | 1989-03-07 |
Family
ID=15994474
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58175347A Granted JPS6068450A (ja) | 1983-09-22 | 1983-09-22 | 割込み要求回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6068450A (fr) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0684021A (ja) * | 1992-08-28 | 1994-03-25 | Precision:Kk | Icメモリカードリーダ/ライタ装置 |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0498949A (ja) * | 1990-08-16 | 1992-03-31 | Nec Ibaraki Ltd | 信号伝達システム |
| JPH0498950A (ja) * | 1990-08-16 | 1992-03-31 | Nec Ibaraki Ltd | 信号伝達システム |
| JP2008234266A (ja) * | 2007-03-20 | 2008-10-02 | Nec Corp | 障害処理方式、電子機器、および障害処理方法 |
| US10289579B2 (en) * | 2015-12-10 | 2019-05-14 | Qualcomm Incorporated | Digital aggregation of interrupts from peripheral devices |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5638627A (en) * | 1979-09-05 | 1981-04-13 | Canon Inc | Interrupting system |
-
1983
- 1983-09-22 JP JP58175347A patent/JPS6068450A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0684021A (ja) * | 1992-08-28 | 1994-03-25 | Precision:Kk | Icメモリカードリーダ/ライタ装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6068450A (ja) | 1985-04-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5432943A (en) | Data processing apparatus having interruption control unit | |
| SE7505994L (sv) | Databehandlingsanleggning innefattande enheter for behandling av inmatning/utmatning-instruktioner | |
| JPS6029138B2 (ja) | 優先割込み装置 | |
| JPS63163940A (ja) | デジタルデータ処理システム | |
| JPH039492B2 (fr) | ||
| US20030052745A1 (en) | Method to find a value within a range using weighted subranges | |
| CN112115670B (zh) | 芯片的电源网络布图方法及装置 | |
| CN110046118A (zh) | 一种pcie设备的区分系统、方法及服务器系统 | |
| JPS6068450A (ja) | 割込み要求回路 | |
| US20080215781A1 (en) | System including bus matrix | |
| JPH0752420B2 (ja) | 入出力装置アドレス方式 | |
| EP0130414B1 (fr) | Mémoire de table de matières | |
| US7602810B2 (en) | Transmission of generic digital messages through a microprocessor monitoring circuit | |
| SU1197074A1 (ru) | Аналого-цифровой преобразователь | |
| JPH0571970B2 (fr) | ||
| JPS6174048A (ja) | 多入力割り込み方式 | |
| JPH0443302B2 (fr) | ||
| JP2537484B2 (ja) | 分布ア―ビトレ―シヨン回路 | |
| JPH0342813B2 (fr) | ||
| JPH04217024A (ja) | データファイル項目変更対応方式 | |
| JPH02157960A (ja) | デージーチェン回路方式 | |
| JPH02254550A (ja) | 情報記憶装置および情報処理装置 | |
| JPS6252648A (ja) | メモリのデ−タ送出装置 | |
| JPS63217416A (ja) | デ−タ配列変換装置 | |
| JPS61500699A (ja) | 逐次式アナログ/デジタル変換器 |