JPH0156418B2 - - Google Patents

Info

Publication number
JPH0156418B2
JPH0156418B2 JP60258224A JP25822485A JPH0156418B2 JP H0156418 B2 JPH0156418 B2 JP H0156418B2 JP 60258224 A JP60258224 A JP 60258224A JP 25822485 A JP25822485 A JP 25822485A JP H0156418 B2 JPH0156418 B2 JP H0156418B2
Authority
JP
Japan
Prior art keywords
task
control block
spu
main
mpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP60258224A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62117056A (ja
Inventor
Takenosuke Harada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP60258224A priority Critical patent/JPS62117056A/ja
Publication of JPS62117056A publication Critical patent/JPS62117056A/ja
Publication of JPH0156418B2 publication Critical patent/JPH0156418B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
JP60258224A 1985-11-18 1985-11-18 マルチタスク処理方式 Granted JPS62117056A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60258224A JPS62117056A (ja) 1985-11-18 1985-11-18 マルチタスク処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60258224A JPS62117056A (ja) 1985-11-18 1985-11-18 マルチタスク処理方式

Publications (2)

Publication Number Publication Date
JPS62117056A JPS62117056A (ja) 1987-05-28
JPH0156418B2 true JPH0156418B2 (fr) 1989-11-30

Family

ID=17317240

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60258224A Granted JPS62117056A (ja) 1985-11-18 1985-11-18 マルチタスク処理方式

Country Status (1)

Country Link
JP (1) JPS62117056A (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010003151A (ja) * 2008-06-20 2010-01-07 Renesas Technology Corp データ処理装置
JP2014063510A (ja) * 2013-11-19 2014-04-10 Renesas Electronics Corp データ処理装置

Also Published As

Publication number Publication date
JPS62117056A (ja) 1987-05-28

Similar Documents

Publication Publication Date Title
JPH11250228A (ja) 画像処理装置及び画像処理システム
JPH04246745A (ja) 情報処理装置及びその方法
JP3619532B2 (ja) 半導体集積回路装置
JPH0156418B2 (fr)
JP2001167058A (ja) 情報処理装置
JP2000222226A (ja) アクセス制御装置及びアクセス方法
JP2618223B2 (ja) シングルチツプマイクロコンピユータ
US6032173A (en) Synchronization of a computer system having a plurality of processors
JPH05128078A (ja) 並列処理装置
EP0510617B1 (fr) Dispositif de traitement de données muni d'une interruption rapide du type macroservice
JP2705955B2 (ja) 並列情報処理装置
JPH0535507A (ja) 中央処理装置
JPH08221106A (ja) プログラマブルコントローラ
JPH04307652A (ja) マルチプロセッサ間通信方式
JP2006023808A (ja) データ転送装置及びデータ転送方法
JPS63155254A (ja) 情報処理装置
JPS6036615B2 (ja) メモリ制御方式
JPH05233525A (ja) I/o処理装置
JPH03262064A (ja) システムバスを用いたデータ転送方式
JPH05173936A (ja) データ転送処理装置
JPS6336339A (ja) Cpuのメモリ拡張回路
JPH10134013A (ja) マルチcpuシステム
JPS61131152A (ja) Dmaバツフア制御方式
JPS61285565A (ja) 負荷分散形デ−タ処理装置
JPH0481934A (ja) 情報処理装置