JPH0156429B2 - - Google Patents

Info

Publication number
JPH0156429B2
JPH0156429B2 JP58188207A JP18820783A JPH0156429B2 JP H0156429 B2 JPH0156429 B2 JP H0156429B2 JP 58188207 A JP58188207 A JP 58188207A JP 18820783 A JP18820783 A JP 18820783A JP H0156429 B2 JPH0156429 B2 JP H0156429B2
Authority
JP
Japan
Prior art keywords
vector
address
store
tag
command
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58188207A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6079467A (ja
Inventor
Hiroyuki Nishimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP58188207A priority Critical patent/JPS6079467A/ja
Publication of JPS6079467A publication Critical patent/JPS6079467A/ja
Publication of JPH0156429B2 publication Critical patent/JPH0156429B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58188207A 1983-10-07 1983-10-07 情報処理システム Granted JPS6079467A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58188207A JPS6079467A (ja) 1983-10-07 1983-10-07 情報処理システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58188207A JPS6079467A (ja) 1983-10-07 1983-10-07 情報処理システム

Publications (2)

Publication Number Publication Date
JPS6079467A JPS6079467A (ja) 1985-05-07
JPH0156429B2 true JPH0156429B2 (fr) 1989-11-30

Family

ID=16219639

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58188207A Granted JPS6079467A (ja) 1983-10-07 1983-10-07 情報処理システム

Country Status (1)

Country Link
JP (1) JPS6079467A (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0778786B2 (ja) * 1989-05-10 1995-08-23 株式会社日立製作所 記憶制御方式

Also Published As

Publication number Publication date
JPS6079467A (ja) 1985-05-07

Similar Documents

Publication Publication Date Title
US4095269A (en) Data processing system having a high speed buffer memory
US4149244A (en) Data processing system including a program-executing secondary system controlling a program-executing primary system
US4244019A (en) Data processing system including a program-executing secondary system controlling a program-executing primary system
US4658356A (en) Control system for updating a change bit
US5598574A (en) Vector processing device
JPH0410102B2 (fr)
JP3205989B2 (ja) 情報処理システム
JPH0156429B2 (fr)
JPH01255035A (ja) プロセサ
JPH04369773A (ja) 情報処理装置
JPH0353667B2 (fr)
JPH0326862B2 (fr)
JPH08272608A (ja) パイプライン処理装置
JP2511063B2 (ja) パイプライン制御方式
JPH0679296B2 (ja) 多重仮想アドレス空間アクセス方法およびデータ処理装置
JP2588547B2 (ja) マルチcpuシステム
JP2656558B2 (ja) キャッシュメモリ制御回路
JPH01133170A (ja) 情報処理システム
JP3047992B2 (ja) 主記憶キー制御方法
JP2002063154A (ja) ベクトルメモリアクセス時スカラメモリアクセス命令発行制御方式
JPH0234059B2 (fr)
JPH0713865A (ja) キャッシュメモリ制御システム
JPS6266348A (ja) キヤツシユメモリ制御装置におけるストアチエツク方式
JPH0229826A (ja) 情報処理装置
JPS6365546A (ja) バツフア記憶制御装置