JPH0196751A - 入出力制御装置 - Google Patents

入出力制御装置

Info

Publication number: JPH0196751A
Authority: JP; Japan
Prior art keywords: data; input; bus; circuit; transferred
Prior art date: 1987-10-08
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Granted

Application number

JP25439587A

Other languages

English (en)

Japanese (ja)

Other versions

JPH0586577B2 (cs

Inventor

Hidenori Taniguchi

谷口　秀憲

Shingo Chiba

千葉　信吾

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

NEC Corp

NEC Engineering Ltd

Original Assignee

NEC Corp

NEC Engineering Ltd

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1987-10-08

Filing date

1987-10-08

Publication date

1989-04-14

1987-10-08 Application filed by NEC Corp, NEC Engineering Ltd filed Critical NEC Corp

1987-10-08 Priority to JP25439587A priority Critical patent/JPH0196751A/ja

1989-04-14 Publication of JPH0196751A publication Critical patent/JPH0196751A/ja

1993-12-13 Publication of JPH0586577B2 publication Critical patent/JPH0586577B2/ja

Status Granted legal-status Critical Current

Links

230000015654 memory Effects 0.000 claims abstract description 30
239000000872 buffer Substances 0.000 claims abstract description 13
230000010365 information processing Effects 0.000 claims description 2
230000005540 biological transmission Effects 0.000 description 9
238000010586 diagram Methods 0.000 description 6
238000013500 data storage Methods 0.000 description 5
230000003139 buffering effect Effects 0.000 description 1
230000000694 effects Effects 0.000 description 1

JP25439587A 1987-10-08 1987-10-08 入出力制御装置 Granted JPH0196751A (ja)

Priority Applications (1)

Application Number	Priority Date	Filing Date	Title
JP25439587A JPH0196751A (ja)	1987-10-08	1987-10-08	入出力制御装置

Applications Claiming Priority (1)

Application Number	Priority Date	Filing Date	Title
JP25439587A JPH0196751A (ja)	1987-10-08	1987-10-08	入出力制御装置

Publications (2)

Publication Number	Publication Date
JPH0196751A true JPH0196751A (ja)	1989-04-14
JPH0586577B2 JPH0586577B2 (cs)	1993-12-13

Family

ID=17264381

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP25439587A Granted JPH0196751A (ja)	1987-10-08	1987-10-08	入出力制御装置

Country Status (1)

Country	Link
JP (1)	JPH0196751A (cs)

1987
- 1987-10-08 JP JP25439587A patent/JPH0196751A/ja active Granted

Also Published As

Publication number	Publication date
JPH0586577B2 (cs)	1993-12-13

Similar Documents

Publication	Publication Date	Title
JPH0146892B2 (cs)	1989-10-11
US5457786A (en)	1995-10-10	Serial data interface with circular buffer
JPH0196751A (ja)	1989-04-14	入出力制御装置
JPS5856889B2 (ja)	1983-12-17	バツファ切替方式
EP0446335B1 (en)	1994-10-12	Packet/fast packet switch for voice and data
EP0289771B1 (en)	1994-08-03	Dual microprocessor control system
JP3225589B2 (ja)	2001-11-05	多チャンネル多重通信コントローラー
RU2024050C1 (ru)	1994-11-30	Адаптер канал - канал
JP2738314B2 (ja)	1998-04-08	Ｎ＋１冗長構成回線制御装置の切替方式
KR0183831B1 (ko)	1999-05-15	데이터 버퍼링 장치
SU1123045A1 (ru)	1984-11-07	Устройство дл передачи телеметрической информации со сжатием
JP2552025B2 (ja)	1996-11-06	データ転送方式
JPS59151231A (ja)	1984-08-29	選択受信方式
JPH043159B2 (cs)	1992-01-22
JPH0440551A (ja)	1992-02-10	データ転送方式
JPS63263998A (ja)	1988-10-31	デイジタルタイムスイツチ
JPH05334223A (ja)	1993-12-17	チャネル装置およびそのフレーム送受信方法
KR20030031667A (ko)	2003-04-23	Ｓｒａｍ을 이용한 ｖｐ/ｖｃ 스위치 시스템
JPS5837739A (ja)	1983-03-05	バツフアメモリ装置
JPS5869149A (ja)	1983-04-25	音声送信用バツフア
JPS56123193A (en)	1981-09-28	Switch memory write-in system
JPS61210464A (ja)	1986-09-18	デ−タ緩衝装置
JPS5953577B2 (ja)	1984-12-26	計算機と入出力端末装置間のデ−タ転送方式
JPH0367678A (ja)	1991-03-22	ラインバッファ切り換え装置
JPH0884356A (ja)	1996-03-26	サービススイッチングポイント