JPH0223696A - Formation of paired line pattern of printed board - Google Patents

Formation of paired line pattern of printed board

Info

Publication number
JPH0223696A
JPH0223696A JP17467388A JP17467388A JPH0223696A JP H0223696 A JPH0223696 A JP H0223696A JP 17467388 A JP17467388 A JP 17467388A JP 17467388 A JP17467388 A JP 17467388A JP H0223696 A JPH0223696 A JP H0223696A
Authority
JP
Japan
Prior art keywords
line pattern
pattern
printed board
pair
interval
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17467388A
Other languages
Japanese (ja)
Inventor
Tadashi Kaneko
正 金古
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP17467388A priority Critical patent/JPH0223696A/en
Publication of JPH0223696A publication Critical patent/JPH0223696A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

PURPOSE:To realize protection from external noises and control of noise emission by disconnecting a first paired line pattern through an interval, by exchanging positions of a signal line pattern and a ground line pattern mutually at a second paired line pattern and by connecting the both patterns respectively. CONSTITUTION:A first paired line pattern 10 which is formed on a first wiring surface 8 of a printed board 4 is disconnected through an interval L. Positions of a signal line pattern 5 and a ground line pattern 6 are exchanged mutually at a second paired line pattern 11 which is formed on a second wiring surface of the printed board with the interval L, and the both patterns are connected respectively. A current which has flown in the direction shown by the arrow C through the signal line pattern 5 flows in the direction shown by the arrow (d) through the signal line pattern 5 whose position is exchanged with that of the ground line pattern 6. A current which has flown in the direction shown by the arrow (e) through the ground line pattern 6 flows in the direction shown by the arrow (f) through the ground line pattern 6 whose position is exchanged with that of the signal pattern 5. Current flows in this way as if the direction reverses at every current-stop interval L. According to this constitution, it becomes possible to control effect of external noises and to reduce emission of noises to the outside.

Description

【発明の詳細な説明】 〔概 要〕 プリント板のペア線パターンにノイズ対策を施した形成
方法に関し、 プリント板パターンの信号線を外来ノイズから防護する
と共に、信号線からのノイズ放射の抑制を目的とし、 信号線パターンとアース線パターンで成るペア線パター
ンをプリント板に形成する方法であって、プリント板の
第1の配線面に形成された第1のペア線パターンを途中
で間隔を介して中断し、前記間隔をプリント板の第2の
配線面に形成した第2のペア線パターンで信号線パター
ンとアース線パターンの互いの位置関係を入れ換えて接
続し構成する。
[Detailed Description of the Invention] [Summary] Regarding a method of forming a pair wire pattern on a printed board with noise countermeasures, the present invention protects the signal wires of the printed board pattern from external noise and suppresses noise radiation from the signal wires. A method for forming a pair line pattern consisting of a signal line pattern and a ground line pattern on a printed board, the method comprising: forming a pair line pattern formed on a first wiring surface of a printed board with a gap in the middle; The signal line pattern and the ground line pattern are connected by interchanging the positional relationship of the signal line pattern and the ground line pattern with a second pair line pattern formed on the second wiring surface of the printed board.

〔産業上の利用分野〕[Industrial application field]

本発明は、プリント板のペア線パターンにノイズ対策を
施した形成方法に関する。
The present invention relates to a method of forming a pattern of paired wires on a printed circuit board in which noise countermeasures are taken.

近来電子装置のディジタル化に伴い、ノイズの影響に依
る誤動作が問題となっている。
In recent years, with the digitalization of electronic devices, malfunctions due to the influence of noise have become a problem.

この為、電子装置の外来ノイズからの保護はもとより、
電子装置からのノイズの外部放射についふ でも規制されようになって来た。
For this reason, it not only protects electronic devices from external noise, but also protects electronic devices from external noise.
Regulations have come to be imposed on the external emission of noise from electronic devices.

プリント板のパターン配線に於いても対策が要望されて
いる。
Countermeasures are also required for pattern wiring on printed circuit boards.

〔従来の技術〕[Conventional technology]

ノイズ対策上、例えば線材に依る配線に於いてはペア線
を繕った所謂ツイストペア線を使用することが一般に行
われている。
For noise countermeasures, for example, in wiring using wire materials, it is common practice to use so-called twisted pair wires, which are a pair of wires that have been repaired.

第3図に示すペア線の説明図の如く、信号線1とアース
線2とが平行に並んだペア線3の場合には、空間上の任
意の点Aは、ペア線3の総ての区間から矢印a、bで示
す同一方向の磁界の影響を受ける。
As shown in the explanatory diagram of the pair wires shown in FIG. The area is affected by magnetic fields in the same direction as indicated by arrows a and b.

ここで、第4図に示す繕り線の説明図の如く信号線lと
アース線2とを繕ると、信号線1とアース線2に流れる
電流は大きさが等しく向きが逆であるので、矢印a、b
で示す如く磁界の方向が交互に逆になって打ち消し合い
、点Aが受ける磁界の影響は弱まる。
Here, when the signal line 1 and the ground line 2 are repaired as shown in the explanatory diagram of the repair line shown in Fig. 4, the currents flowing through the signal line 1 and the ground line 2 are equal in magnitude and opposite in direction. , arrow a, b
As shown in , the directions of the magnetic fields are alternately reversed and cancel each other out, and the influence of the magnetic field on point A is weakened.

又、外部からの磁界(ノイズ)を受ける場合にも、磁界
の影響力が小さくなる。
Furthermore, even when receiving a magnetic field (noise) from the outside, the influence of the magnetic field is reduced.

第5図に示す斜視図の如く、プリント板4にペア線パタ
ーン7は、ノイズ対策を考慮して可能な限り信号線5に
対してアース線6を接近して平行に形成される。
As shown in the perspective view of FIG. 5, the pair wire pattern 7 is formed on the printed board 4 so that the ground wire 6 is as close as possible to the signal wire 5 and parallel to the signal wire 5 in consideration of noise countermeasures.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

プリント板に於いてペア線パターンは、信号線とアース
線とが平行であるのみで、第3図で説明したペア線と同
一の現象を生じ、ノイズに弱いと言う問題点があった。
In a printed circuit board, the pair wire pattern has the problem that the signal line and the ground wire are only parallel, and the same phenomenon as that of the pair wire explained in FIG. 3 occurs, and the pattern is susceptible to noise.

本発明は、プリント板パターンの信号線の外来ノイズか
らの防護、及び信号線からのノイズ放射の抑制を目的と
するものである。
The present invention aims at protecting signal lines of a printed board pattern from external noise and suppressing noise radiation from the signal lines.

〔課題を解決するための手段〕[Means to solve the problem]

上記目的を達成する為に本発明に於いては、第1図の斜
視図に示す如く、プリント板4の第1の配線面8に形成
された第1のペア線パターン10を途中で間隔を介して
中断し、前記間隔をプリント板4の第2の配線面9に形
成した第2のペア線パターン11で信号線パターン5と
アース線パターン6の互いの位置関係を入れ換えて接続
したものである。
In order to achieve the above object, in the present invention, as shown in the perspective view of FIG. The signal line pattern 5 and the ground line pattern 6 are connected by interchanging the positional relationship with each other with a second pair line pattern 11 formed on the second wiring surface 9 of the printed circuit board 4 at the above-mentioned interval. be.

〔作用〕[Effect]

第1の配線面の信号線パターンを流れた電流は、中断し
た間隔を第2の配線面のアース線パターンと位置関係を
入れ換えて流れる。
The current that has flowed through the signal line pattern on the first wiring surface flows through the interrupted interval while changing the positional relationship with the ground wire pattern on the second wiring surface.

一方、アース線パターンを逆方向に流れる電流も又同様
である。
On the other hand, the same applies to the current flowing in the opposite direction through the ground wire pattern.

この為、電流は中断間隔毎に恰も方向が逆転するように
流れ、ツイストペア線と同様に磁界の方向が交互に逆に
なって互いに打ち消し合う。
For this reason, the current flows as if its direction is reversed at every interruption interval, and the directions of the magnetic fields alternate and cancel each other out, similar to twisted pair wires.

〔実施例〕〔Example〕

第1図及び第2図は本発明の一実施例である。 1 and 2 show one embodiment of the present invention.

企図を通じて同一部分には同一符号を付して示した。Identical parts are designated by the same reference numerals throughout the design.

本発明に於けるプリント板のペア線パターンの形成方法
は、第1図の斜視図に示す如く、プリント板4の第1の
配線面8に形成された第1のペア線パターン10を途中
で間隔りを介して中断し、前記間隔りをプリント板4の
第2の配線面(第1の配線面の裏面)に形成した第2の
ペア線パターン11で(8号mパターン5とアース線パ
ターン6の互いの位置関係を入れ換えて接続したもので
ある。
As shown in the perspective view of FIG. 1, the method for forming a pair line pattern on a printed board according to the present invention is to A second wire pair pattern 11 is formed on the second wiring surface (the back side of the first wiring surface) of the printed board 4 (with the No. 8 m pattern 5 and the ground wire). The patterns 6 are connected by interchanging their positional relationship with each other.

第1と第2の配線面8及び9に設けられた第1と第2の
ペア線パターン10及び11相互の接続は、例えばスル
ーホール12或いは図示省略した接続ピンに依って行わ
れる。
The first and second pair wire patterns 10 and 11 provided on the first and second wiring surfaces 8 and 9 are connected to each other by, for example, through holes 12 or connection pins (not shown).

斯くの如くパターンを形成することに依り、例えば第1
の配線面8の信号線パターン5を矢印C方向に流れた電
・流は、中断した間隔りを第2の配線面9のアース線パ
ターン6と位置関係を入れ換えた信号線パターン5を矢
印dのように流れる。
By forming the pattern in this way, for example, the first
The current flowing through the signal line pattern 5 on the wiring surface 8 in the direction of the arrow C flows through the signal line pattern 5 whose positional relationship is swapped with the ground wire pattern 6 on the second wiring surface 9 at the interrupted interval in the direction of the arrow d. flows like.

一方、第1の配線面8のアース線パターン6を矢印e方
向に流れた電流は、中断した間隔りを第2の配線面9の
信号線パターン5と位置関係を入れ換えたアース線パタ
ーン6を矢印fのように流れる。
On the other hand, the current flowing in the direction of arrow e through the ground wire pattern 6 on the first wiring surface 8 flows through the ground wire pattern 6 whose positional relationship is swapped with the signal wire pattern 5 on the second wiring surface 9 at the interrupted interval. It flows like arrow f.

このように、電流は中断した間隔り毎に恰も方向が逆転
するように流れ、ツイストペア線と同様に磁界の方向が
交互に逆になって互いに打ち消し合い、外来ノイズの影
響を抑え、且つ外部へのノイズの放射を減少させる。
In this way, the current flows in such a way that the direction reverses at each interrupted interval, and like twisted pair wires, the direction of the magnetic field alternately reverses and cancels each other out, suppressing the influence of external noise and preventing it from flowing outside. reduce noise emissions.

第2図は他の実施例を示す斜視図であって、第2のペア
線パターン11を第1のペア線パターン10と平行に設
けた場合で、第1図の場合と同様な作用をする。
FIG. 2 is a perspective view showing another embodiment, in which the second pair line pattern 11 is provided parallel to the first pair line pattern 10, and the same effect as in the case of FIG. 1 is obtained. .

〔発明の効果〕〔Effect of the invention〕

以上説明したように、本発明のペア線パターンの形成方
法をプリン1反に適用することに依りツイストペア線と
同様な作用をして、外来ノイズの信号線パターンを流れ
る電流に対する影響が減少し、同電流から外部放射する
ノイズが減少する等、産業上に多大の効果を奏する。
As explained above, by applying the method for forming a pair line pattern of the present invention to a printed circuit, it has the same effect as a twisted pair line, and the influence of external noise on the current flowing through the signal line pattern is reduced. This has great industrial effects, such as reducing noise radiated to the outside from the same current.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明のプリント板のペア線パターンの形成方
法を示す斜視図、 第2図は本発明のプリント板のペア線パターンの形成方
法を示す他の実施例、 第3図はペア線の磁界の状態を示す説明図、第4図は繕
り線の磁界の状態を示す説明図、第5図はペア線パター
ンを形成した従来のプリント板の斜視図である。 図に於いて、 4はプリント板、    5は信号線パターン、6はア
ース線パターン、7はペア線パターン、8は第1の配線
面、   9は第2の配線面、10は第1のペア線パタ
ーン、 11は第2のペア線パターン、 12はスルーホールである。
FIG. 1 is a perspective view showing a method for forming a pair line pattern on a printed board according to the present invention, FIG. 2 is another embodiment showing a method for forming a pair line pattern on a printed board according to the present invention, and FIG. 3 is a perspective view showing a method for forming a pair line pattern on a printed board according to the present invention. FIG. 4 is an explanatory diagram showing the state of the magnetic field of the darning wire, and FIG. 5 is a perspective view of a conventional printed board on which a paired wire pattern is formed. In the figure, 4 is a printed board, 5 is a signal line pattern, 6 is a ground line pattern, 7 is a pair line pattern, 8 is the first wiring surface, 9 is the second wiring surface, and 10 is the first pair A line pattern, 11 is a second pair line pattern, and 12 is a through hole.

Claims (1)

【特許請求の範囲】  信号線パターン(5)とアース線パターン(6)で成
るペア線パターンをプリント板(4)に形成する方法で
あって、 前記プリント板(4)の第1の配線面(8)に形成され
た第1のペア線パターン(10)を途中で間隔を介して
中断し、 前記間隔を前記プリント板(4)の第2の配線面(9)
に形成した第2のペア線パターン(11)で信号線パタ
ーン(5)とアース線パターン(6)の互いの位置関係
を入れ換えて接続したことを特徴とするプリント板のペ
ア線パターンの形成方法。
[Scope of Claims] A method for forming a pair line pattern consisting of a signal line pattern (5) and a ground line pattern (6) on a printed board (4), comprising: a first wiring surface of the printed board (4); (8) The first pair wire pattern (10) formed on the printed circuit board (4) is interrupted at an interval in the middle, and the said interval is connected to the second wiring surface (9) of the printed board (4).
A method for forming a pair line pattern on a printed circuit board, characterized in that a signal line pattern (5) and a ground line pattern (6) are connected by switching their positional relationship with each other with a second pair line pattern (11) formed in .
JP17467388A 1988-07-12 1988-07-12 Formation of paired line pattern of printed board Pending JPH0223696A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17467388A JPH0223696A (en) 1988-07-12 1988-07-12 Formation of paired line pattern of printed board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17467388A JPH0223696A (en) 1988-07-12 1988-07-12 Formation of paired line pattern of printed board

Publications (1)

Publication Number Publication Date
JPH0223696A true JPH0223696A (en) 1990-01-25

Family

ID=15982694

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17467388A Pending JPH0223696A (en) 1988-07-12 1988-07-12 Formation of paired line pattern of printed board

Country Status (1)

Country Link
JP (1) JPH0223696A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56129386A (en) * 1980-03-13 1981-10-09 Mitsubishi Electric Corp Printed board
JPS6212976B2 (en) * 1979-11-21 1987-03-23 Snow Brand Milk Prod Co Ltd

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6212976B2 (en) * 1979-11-21 1987-03-23 Snow Brand Milk Prod Co Ltd
JPS56129386A (en) * 1980-03-13 1981-10-09 Mitsubishi Electric Corp Printed board

Similar Documents

Publication Publication Date Title
JP4900186B2 (en) Mounting structure of coil parts
JP2018060903A (en) Differential mode filter
JPH02268484A (en) Printed circuit board
JPH0223696A (en) Formation of paired line pattern of printed board
US11742134B2 (en) Coil component and circuit board having the same
WO2012153835A1 (en) Printed wiring board
JP4125077B2 (en) Noise filter
JP3610221B2 (en) Multilayer printed circuit board
JPH06342858A (en) Hybrid integrated circuit
JPS6240457Y2 (en)
JPH0697610A (en) Printed wiring board
JPH0685411A (en) Wiring structure of printed board
CN110519922B (en) Structure for resisting external field intensity interference of analog sampling circuit
TWI769049B (en) Current sensing module
JPH0290587A (en) Printed board
JPS63234657A (en) Signal transmission system
JPS61112395A (en) Hybrid ic
JPH02165510A (en) Microwave integrated circuit device
JP6958587B2 (en) Magnetic flux absorber and magnetic sensor equipped with it
JPH0625026Y2 (en) Double-sided board
JPH0451584A (en) Printed wiring board
JP2712491B2 (en) Multilayer printed wiring board
JPH0260186A (en) Printed board
JPH04142795A (en) Multilayer wiring board
JPH01304794A (en) Board layout method for integrated circuit elements