JPH0265295U - - Google Patents
Info
- Publication number
- JPH0265295U JPH0265295U JP14406988U JP14406988U JPH0265295U JP H0265295 U JPH0265295 U JP H0265295U JP 14406988 U JP14406988 U JP 14406988U JP 14406988 U JP14406988 U JP 14406988U JP H0265295 U JPH0265295 U JP H0265295U
- Authority
- JP
- Japan
- Prior art keywords
- memory
- sense amplifier
- memory cells
- selector
- dummy cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Dram (AREA)
Description
第１図は本考案の一実施例のブロツク図、第２
図は第１図のセンス・アンプ・ダミー・セル列の
単位セルの回路図である。
１０１……ライト・コントロール、１０２……
ＤＩＮバツフア、１０３……ライト・セレクタ、
１０４……スタテイツク・セル・アレイ、１０５
……リード・セレクタ、１０６……センス・アン
プ・ダミー・セル列、１０７……ライト・カラム
・セレクタ、１０８……ダイナミツク・メモリ・
セル・アレイ、１０９……ライト・ロウ・セレク
タ、１１０……リード・ロウ・セレクタ、１１１
……リード・カラム・セレクタ、１１２……リー
ド・コントロール、１１３……センス・アンプ・
ＤＯＵＴバツフア。
Fig. 1 is a block diagram of an embodiment of the present invention;
FIG. 1 is a circuit diagram of a unit cell of the sense amplifier dummy cell column shown in FIG. 101...Light control, 102...
DIN buffer, 103...Light selector,
104...Static cell array, 105
... Read selector, 106 ... Sense amplifier dummy cell column, 107 ... Write column selector, 108 ... Dynamic memory
Cell array, 109...Write row selector, 110...Read row selector, 111
... Read column selector, 112 ... Read control, 113 ... Sense amplifier
DOUT but hua.
Claims (1)
するＦＩＦＯメモリであるライン・メモリにおい
て、そのメモリセルをリフレツシユするセンスア
ンプ及びダミーセルを有することを特徴とする半
導体記憶装置。 1. A semiconductor memory device characterized in that a line memory which is a FIFO memory having dynamic biport memory cells includes a sense amplifier and a dummy cell for refreshing the memory cells.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14406988U JPH0265295U (en) | 1988-11-02 | 1988-11-02 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14406988U JPH0265295U (en) | 1988-11-02 | 1988-11-02 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0265295U true JPH0265295U (en) | 1990-05-16 |
Family
ID=31411450
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14406988U Pending JPH0265295U (en) | 1988-11-02 | 1988-11-02 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0265295U (en) |
-
1988
- 1988-11-02 JP JP14406988U patent/JPH0265295U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3683705D1 (en) | METHOD AND ARRANGEMENT FOR REFRESHING A DYNAMIC SEMICONDUCTOR STORAGE ARRANGEMENT. | |
| US4578780A (en) | Dual port type semiconductor memory | |
| JPH0265295U (en) | ||
| JPS6452198U (en) | ||
| JPH10255468A (en) | DRAM refresh device | |
| KR860002156A (en) | Semiconductor devices | |
| JPS62110796U (en) | ||
| JPS63155495A (en) | Pseudo static memory device | |
| JPS6198296U (en) | ||
| JPH03124398U (en) | ||
| JPS58114600U (en) | semiconductor memory element | |
| JPH0289699U (en) | ||
| JPS63161499U (en) | ||
| JPS6152399U (en) | ||
| JPH0420698U (en) | ||
| JPH0197498U (en) | ||
| JPS63149497U (en) | ||
| JPS6381397U (en) | ||
| JPS6313500U (en) | ||
| JPS6324657U (en) | ||
| JPH0235400U (en) | ||
| JPH0440346U (en) | ||
| JPS61163400U (en) | ||
| JPS59112399U (en) | semiconductor storage device | |
| JPH0454098U (en) |