JPH0312511B2 - - Google Patents
Info
- Publication number
- JPH0312511B2 JPH0312511B2 JP57086828A JP8682882A JPH0312511B2 JP H0312511 B2 JPH0312511 B2 JP H0312511B2 JP 57086828 A JP57086828 A JP 57086828A JP 8682882 A JP8682882 A JP 8682882A JP H0312511 B2 JPH0312511 B2 JP H0312511B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- sampling clock
- phase
- converter
- character
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/025—Systems for the transmission of digital non-picture data, e.g. of text during the active part of a television frame
- H04N7/035—Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal
- H04N7/0352—Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal for regeneration of the clock signal
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Television Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8682882A JPS58204686A (ja) | 1982-05-21 | 1982-05-21 | 文字多重放送受信装置におけるサンプリングクロツク発生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8682882A JPS58204686A (ja) | 1982-05-21 | 1982-05-21 | 文字多重放送受信装置におけるサンプリングクロツク発生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58204686A JPS58204686A (ja) | 1983-11-29 |
| JPH0312511B2 true JPH0312511B2 (pl) | 1991-02-20 |
Family
ID=13897669
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8682882A Granted JPS58204686A (ja) | 1982-05-21 | 1982-05-21 | 文字多重放送受信装置におけるサンプリングクロツク発生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58204686A (pl) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54104236A (en) * | 1978-02-02 | 1979-08-16 | Nippon Hoso Kyokai <Nhk> | Synchronizing-signal-phase coupled circuit |
| JPS56166679A (en) * | 1980-05-27 | 1981-12-21 | Matsushita Electric Ind Co Ltd | Regenerating device for sampling clock |
| JPS57107688A (en) * | 1980-12-25 | 1982-07-05 | Toshiba Corp | Sampling pulse correcting system |
-
1982
- 1982-05-21 JP JP8682882A patent/JPS58204686A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58204686A (ja) | 1983-11-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0303494B1 (en) | Clock signal generation system | |
| JPS6194429A (ja) | 位相同期回路 | |
| JP2597239B2 (ja) | ディジタル位相同期ループ及び該ディジタル位相同期ループを具える受信機及びその制御方法 | |
| PL168665B1 (pl) | Urzadzenie do wytwarzania sygnalów zegarowych dla ukladów przetwarzania cyfrowegoodbiornika telewizyjnego PL PL PL | |
| US5896180A (en) | Phase-locked loop circuit for generating stable clock signal for use in regeneration of picture signal | |
| US5278651A (en) | Method and apparatus for synchronizing respective phases of high definition television signal components | |
| JPH0312511B2 (pl) | ||
| EP1502180B1 (en) | System and method for clockless data recovery | |
| JP3313318B2 (ja) | Pll回路 | |
| JP3001836B2 (ja) | ディジタル位相同期回路 | |
| JP3594362B2 (ja) | クロック再生装置 | |
| JP2859111B2 (ja) | クロック同期方法と装置 | |
| JPS62268274A (ja) | 水平同期再生装置 | |
| JP3297931B2 (ja) | 映像信号入力装置 | |
| JPH08335932A (ja) | 局間クロック同期回路 | |
| JPH0231518A (ja) | 位相同期補償回路 | |
| JP2969889B2 (ja) | 映像信号のカラー位相引込回路 | |
| JPH06311154A (ja) | タイミング再生回路 | |
| JPH08307898A (ja) | 標本化クロック生成装置 | |
| JPH0761051B2 (ja) | データ信号速度変換回路 | |
| JP2562773B2 (ja) | 送受タイミング同期方法および制御回路 | |
| JP2982860B2 (ja) | クロック抽出回路 | |
| JPH08223545A (ja) | クロック再生回路、文字放送デコード装置及び受信装置 | |
| JPH0126596B2 (pl) | ||
| JPH04262638A (ja) | アナログ−デジタル変換器 |