JPH0320681A - Method of inspecting leak current of semiconductor device - Google Patents
Method of inspecting leak current of semiconductor deviceInfo
- Publication number
- JPH0320681A JPH0320681A JP1155374A JP15537489A JPH0320681A JP H0320681 A JPH0320681 A JP H0320681A JP 1155374 A JP1155374 A JP 1155374A JP 15537489 A JP15537489 A JP 15537489A JP H0320681 A JPH0320681 A JP H0320681A
- Authority
- JP
- Japan
- Prior art keywords
- tester
- terminal
- leak current
- inspection
- leakage current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Testing Of Individual Semiconductor Devices (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Abstract
Description
【発明の詳細な説明】
産業上の利用分野
本発明は半導体装置の静特性検査の中のリーク電流の検
査方法に関するものである。DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to a leakage current testing method used in testing static characteristics of semiconductor devices.
従来の技術
近年、半導体装置(以下ICと呼ぶ)はフラットパッケ
ージ化が進み、またユーザの要望でコムフレーム付の状
態で出荷するケースも出て来た。BACKGROUND OF THE INVENTION In recent years, semiconductor devices (hereinafter referred to as ICs) have become increasingly flat packaged, and there are also cases in which they are shipped with comb frames attached at the request of users.
以下に従来のリーク電流検査方法について説明する。A conventional leakage current testing method will be explained below.
第2図は従来のリーク検査方法を示すものである。第2
図において、1は被検査IC、2はICの接地端子、3
はリーク電流検査端子、4は電流計、5は電圧源,6は
テスタの接地部分である。FIG. 2 shows a conventional leak testing method. Second
In the figure, 1 is the IC to be tested, 2 is the ground terminal of the IC, and 3
4 is a leak current test terminal, 4 is an ammeter, 5 is a voltage source, and 6 is a grounding portion of the tester.
第3図は自動検査の状態を示すものである。第3図にお
いて1は被検査IC、12はAuワイヤ13はサブスト
レート、l4は接着剤、8はコムフレーム、9は分離層
、7はICの接地端子パッド、2はICの接地端子、3
はリーク電流検査端子、10は自動ハンドラ、11はテ
スタ、4は電流計、5は電圧源、6はテスタの接地部分
である。FIG. 3 shows the state of automatic inspection. In FIG. 3, 1 is the IC to be tested, 12 is the Au wire 13 is the substrate, 14 is the adhesive, 8 is the comb frame, 9 is the separation layer, 7 is the ground terminal pad of the IC, 2 is the ground terminal of the IC, 3
10 is a leak current test terminal, 10 is an automatic handler, 11 is a tester, 4 is an ammeter, 5 is a voltage source, and 6 is a grounding part of the tester.
以上の様に構威されたリーク電流検査方法について以下
その動作について説明する。The operation of the leakage current testing method configured as described above will be explained below.
まず、被検査ICの接地端子を電圧源に接続する、次に
リーク電流検査端子をテスタの接地部分に接続する。そ
して電圧源にPN接合が導通しないような微少な正電位
を与え、その電圧源に流れる電流を電流計で測定し、良
品,不良品の判定を行う。First, the ground terminal of the IC to be tested is connected to a voltage source, and then the leak current test terminal is connected to the ground portion of the tester. Then, a minute positive potential that does not cause the PN junction to conduct is applied to the voltage source, and the current flowing through the voltage source is measured with an ammeter to determine whether the product is good or defective.
発明が解決しようとする課題
しかしながら上記の構戒ではコムフレーム付の状態でリ
ーク電流の検査を行う場合に問題が出てくる。Problems to be Solved by the Invention However, with the above-mentioned precautions, a problem arises when leakage current is inspected with the comb frame attached.
以下にその説明を行う。ICの接地端子はA. uワイ
ヤー,接地端子パッド,分離層,サブストレート,接着
剤を通じコムフレームと導通になっている。ICの検査
を行う場合、ノ\ンドラを使用して自動検査を行うがハ
ンドラのガイドレールとコムフレームが接触している為
,ハンドラのメカノイズや電源リップル等がコムフレー
ムを通じICの接地に影響を及ぼす。従来のリーク電流
の検査方法で検査を行うとICの接地端子が接地されて
いない為、ICの接地がノ\ンドラのメカノイズや電源
リップル等の影響を受け検査が不安定となる欠点を有し
ていた。The explanation will be given below. The ground terminal of the IC is A. It is electrically connected to the comb frame through the U wire, ground terminal pad, separation layer, substrate, and adhesive. When inspecting ICs, automatic inspection is performed using a handler, but since the guide rail of the handler and the comb frame are in contact, mechanical noise and power ripples from the handler may affect the grounding of the IC through the comb frame. affect When testing using the conventional leakage current testing method, the IC's grounding terminal is not grounded, so the IC's grounding has the disadvantage of becoming unstable due to the effects of mechanical noise and power supply ripples. was.
本発明は、上記問題点を解決するもので、あらゆる状態
のICのリーク電流の検査を安定化させることを目的と
する。The present invention solves the above-mentioned problems, and aims to stabilize leakage current inspection of ICs in all conditions.
課題を解決するための手段
この目的を達成する為に本発明のリーク電流の検査方法
はICの接地端子をテスタの接地部分に接続し、リーク
電流検査端子に電圧源を接続し、PN接合の導通しない
微少な負電位を与えその電圧源に流れる電流を検査する
という構成を有している。Means for Solving the Problems In order to achieve this object, the leakage current testing method of the present invention connects the grounding terminal of the IC to the grounding part of the tester, connects a voltage source to the leakage current testing terminal, and connects the PN junction to the grounding terminal of the IC. It has a configuration in which a minute negative potential that does not conduct is applied and the current flowing through the voltage source is inspected.
作用
このICの接地端子をテスタの接地部分に接地する構成
によってハンドラから発生ずるメノノノイズや電源リッ
プルがICに影響を及ぼす前にテスタの接地部分に吸収
する事ができる。この事によりリーク電流の検査を安定
に行う事ができる。Function: This configuration in which the ground terminal of the IC is grounded to the ground portion of the tester allows noise and power ripple generated from the handler to be absorbed by the ground portion of the tester before they affect the IC. This makes it possible to stably test leakage current.
実施例
以下本発明の実施例について図面を参照しながら説明す
る。EXAMPLES Hereinafter, examples of the present invention will be described with reference to the drawings.
第1図は本発明の実施例によるリーク電流の検査方法を
示すものである。FIG. 1 shows a leakage current testing method according to an embodiment of the present invention.
第1図において1は被検査IC、2はICの接地端子、
3はリーク電流検査端子、4は電流刺,15は電圧源、
6はテスターの接地部分である。In Figure 1, 1 is the IC to be tested, 2 is the ground terminal of the IC,
3 is a leak current test terminal, 4 is a current pin, 15 is a voltage source,
6 is the grounding part of the tester.
以上のように構成されたり・−・ク電流の検査方法につ
いて、以下その動作について説明する。The operation of the current testing method constructed as described above will be described below.
まず、被検査ICの接地端子をテスタの接地部分に接地
する。またリーク電流を検査する端子をテスタの電圧源
に接続する。そして電圧源にPN接合が導通しないよう
な微少な負電位を与え、その電圧源に流れる電流を電流
計で読み良品,不良品の判定を行う。First, the ground terminal of the IC to be tested is grounded to the ground portion of the tester. Also, connect the terminal to be tested for leakage current to the voltage source of the tester. Then, a minute negative potential that does not cause the PN junction to conduct is applied to the voltage source, and the current flowing through the voltage source is read with an ammeter to determine whether the product is good or defective.
以上のように本実施例によるリーク電流の検査方法を設
けることにより従来のリーク電流の検査方法と電気的に
等価な検査を行う事ができ、かつハンドラのメカノイズ
や電源リツブルの影響に対しても安定にリーク電流の検
査を行う事ができる。As described above, by providing the leakage current testing method according to this embodiment, it is possible to conduct a test that is electrically equivalent to the conventional leakage current testing method, and is also resistant to the effects of mechanical noise of the handler and power supply ripples. Leak current inspection can be performed stably.
発明の効果
以上のように本発明は、リーク電流の検査においてIC
の接地端子をテスタの接地部分に接地し、リーク電流を
検査する端子にPN接合の導通しない微少な負電位を与
えリーク電流を検査することにより、従来のリーク電流
の検査方法と電気的に等価な検査を行う事ができ、かつ
ノ\ンドラのメカノイズや電源リップルの影響に対して
も安定にリーク電流の検査を行うことのできる優れたリ
ーク電流の検査方法である。Effects of the Invention As described above, the present invention provides an effective method for testing IC leakage current.
This method is electrically equivalent to the conventional leakage current testing method by grounding the grounding terminal of the tester to the grounding part of the tester and applying a minute negative potential that does not cause PN junction conduction to the terminal to be tested for leakage current. This is an excellent leakage current testing method that can perform accurate testing, and can stably test leakage currents even against the effects of mechanical noise and power supply ripples.
第1図は実施例におけるり・−ク電流の検査方法を示す
回路図,第2図は従来のリーク電流の検査方法を示す回
路図、第3図は従来の自動検査の状態を示す回路図であ
る。
1・・・・・・被検査IC、2・・・・・・ICの接地
端子、3・・・・・・リーク電流検査端子、4・・・・
・・電流計、5・・・・・電圧源、6・・・・・・テス
タの接地部分。Fig. 1 is a circuit diagram showing the leakage current testing method in the embodiment, Fig. 2 is a circuit diagram showing the conventional leakage current testing method, and Fig. 3 is a circuit diagram showing the state of conventional automatic testing. It is. 1... IC to be tested, 2... IC grounding terminal, 3... Leak current inspection terminal, 4...
... Ammeter, 5 ... Voltage source, 6 ... Grounding part of the tester.
Claims (1)
置の接地端子とテスタの接地端子を接続し、リーク電流
検査用端子にPN接合が導通しない程度の微少の負電位
を与えることを特徴とした半導体装置のリーク電流検査
方法。A semiconductor device characterized by connecting the grounding terminal of the semiconductor device and the grounding terminal of the tester in automatic testing of the static characteristics of the semiconductor device, and applying a minute negative potential to the leakage current testing terminal to the extent that the PN junction does not conduct. Method for testing equipment leakage current.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1155374A JPH0320681A (en) | 1989-06-16 | 1989-06-16 | Method of inspecting leak current of semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1155374A JPH0320681A (en) | 1989-06-16 | 1989-06-16 | Method of inspecting leak current of semiconductor device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0320681A true JPH0320681A (en) | 1991-01-29 |
Family
ID=15604540
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1155374A Pending JPH0320681A (en) | 1989-06-16 | 1989-06-16 | Method of inspecting leak current of semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0320681A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6654251B2 (en) | 2001-12-05 | 2003-11-25 | Samsung Electronics Co., Ltd. | Actuation of tray and door used for inserting and removing an optical storage unit to and from a computer |
-
1989
- 1989-06-16 JP JP1155374A patent/JPH0320681A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6654251B2 (en) | 2001-12-05 | 2003-11-25 | Samsung Electronics Co., Ltd. | Actuation of tray and door used for inserting and removing an optical storage unit to and from a computer |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4720671A (en) | Semiconductor device testing device | |
| KR20110086046A (en) | Inspection method of electrostatic chuck and electrostatic chuck device | |
| EP0483983B1 (en) | Method and apparatus for testing the soldering of semiconductor devices by the detection of leakage current | |
| US7307426B2 (en) | Methods and apparatus for unpowered testing of open connections on power and ground nodes of circuit devices | |
| US5905381A (en) | Functional OBIC analysis | |
| US20210156902A1 (en) | Semiconductor chip and circuit and method for electrically testing semiconductor chip | |
| JP3195800B2 (en) | Semiconductor device test system and semiconductor device test method | |
| JPH0320681A (en) | Method of inspecting leak current of semiconductor device | |
| JPH0245339B2 (en) | HANDOTAISHUSEKIKAIROSOCHI | |
| JPH02222156A (en) | Probe card | |
| JPS5942707Y2 (en) | Handling device electrode | |
| JPH05190637A (en) | Test method of semiconductor integrated circuit | |
| Ferguson | High fault coverage of in-circuit IC pin faults with a vectorless test technique using parasitic transistors | |
| KR100506969B1 (en) | How to test the leakage of semiconductor devices | |
| Vinnakota | Deep submicron defect detection with the energy consumption ratio | |
| JPS6119142A (en) | Testing device for semiconductor device | |
| JPS6371669A (en) | Inspecting method for electronic circuit device | |
| JP3319078B2 (en) | Semiconductor device measurement method | |
| JP2963234B2 (en) | High-speed device test method | |
| JP2512073B2 (en) | Inspection method of surge protection circuit | |
| JPH0541419A (en) | Estimation method of test equipment | |
| JPS636476A (en) | Testing method for hybrid ic | |
| JPH01244381A (en) | Method for checking integrated circuit device | |
| JPH01244382A (en) | Method for checking integrated circuit device | |
| JPS5957175A (en) | Measurement of integrated circuit |