JPH0332877U - - Google Patents
Info
- Publication number
- JPH0332877U JPH0332877U JP9025689U JP9025689U JPH0332877U JP H0332877 U JPH0332877 U JP H0332877U JP 9025689 U JP9025689 U JP 9025689U JP 9025689 U JP9025689 U JP 9025689U JP H0332877 U JPH0332877 U JP H0332877U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- video signal
- synchronization
- horizontal drive
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000926 separation method Methods 0.000 claims description 2
- 230000010355 oscillation Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
Landscapes
- Television Systems (AREA)
- Details Of Television Scanning (AREA)
Description
第１図は本考案によるビデオ信号表示装置の一
実施例を示すブロツク図、第２図は従来装置を示
すブロツク図である。
５１……ビデオ信号処理本体部、５２……倍速
変換部、６０……位相同期回路、６１……同期分
離部、６２……位相比較部、６３……ローパスフ
イルタ部、６４……ＶＣＯ、６５……分周部、６
６……水平駆動信号生成部、７０……フライバツ
クトランス、７１……ＣＲＴ。
FIG. 1 is a block diagram showing an embodiment of a video signal display device according to the present invention, and FIG. 2 is a block diagram showing a conventional device. 51...Video signal processing main unit, 52...Double speed conversion unit, 60...Phase synchronization circuit, 61...Synchronization separation unit, 62...Phase comparison unit, 63...Low pass filter unit, 64...VCO, 65 ...Frequency dividing section, 6
6...Horizontal drive signal generation section, 70...Flyback transformer, 71...CRT.
Claims (1)
ンターレース方式に従うビデオ信号に変換して陰
極線管に表示させるビデオ信号表示装置において
、 ノンインターレース方式に従うビデオ信号から
同期信号を分離する同期分離手段と、 分離された同期信号とフライバツクパルス信号
との位相を比較する位相比較手段と、 位相誤差信号を直流信号に変換するループフイ
ルタ手段と、 その直流信号を制御信号として受けて、当該装
置のシステムクロツク信号を発生する電圧制御型
発振手段と、 発生されたシステムクロツク信号を水平同期周
波数の信号になるように分周する分周手段と、 分周された信号に基づいて水平駆動信号を形成
してフライバツクトランスに与える水平駆動信号
形成手段とを備えたことを特徴とするビデオ信号
表示装置。[Claims for Utility Model Registration] In a video signal display device that converts an interlaced video signal into a non-interlaced video signal and displays it on a cathode ray tube, a synchronization separation means for separating a synchronization signal from a non-interlaced video signal. a phase comparison means for comparing the phases of the separated synchronization signal and the flyback pulse signal; a loop filter means for converting the phase error signal into a DC signal; Voltage-controlled oscillation means for generating a system clock signal; Frequency dividing means for dividing the generated system clock signal into a horizontal synchronization frequency signal; and A horizontal drive signal based on the frequency-divided signal. 1. A video signal display device comprising horizontal drive signal forming means for forming a horizontal drive signal and applying it to a flyback transformer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9025689U JPH0332877U (en) | 1989-07-31 | 1989-07-31 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9025689U JPH0332877U (en) | 1989-07-31 | 1989-07-31 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0332877U true JPH0332877U (en) | 1991-03-29 |
Family
ID=31639787
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9025689U Pending JPH0332877U (en) | 1989-07-31 | 1989-07-31 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0332877U (en) |
-
1989
- 1989-07-31 JP JP9025689U patent/JPH0332877U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3120993B2 (en) | Video control device with multi-standard on-screen display | |
| JPS6133575U (en) | clock formation circuit | |
| JP2982810B2 (en) | Signal generation circuit | |
| JPH0332877U (en) | ||
| JPS6333280U (en) | ||
| JP3037337B2 (en) | Microprocessor controlled television receiver controller. | |
| JPH05207327A (en) | Horizontal synchronization circuit | |
| JPH0635573Y2 (en) | Horizontal circuit of double speed TV | |
| JP3219160B2 (en) | Television signal processor | |
| JPH0412763U (en) | ||
| JPH02130176U (en) | ||
| JP2508863B2 (en) | Pedestal clamp circuit | |
| JPS581006Y2 (en) | synchronous circuit | |
| JPS63173467A (en) | Blanking pulse generator for horizontal synchronizing signal | |
| JPH0177070U (en) | ||
| JPS61171371U (en) | ||
| JPH0165553U (en) | ||
| JPS6157752U (en) | ||
| JPS62152579U (en) | ||
| JPH08172545A (en) | Horizontal synchronization circuit | |
| JPH07131763A (en) | MUSE signal decoding device | |
| JPH0464880U (en) | ||
| JPS644712B2 (en) | ||
| JPS6293880U (en) | ||
| JPH0379189A (en) | H clear pulse generator |