JPH0348232U - - Google Patents

Info

Publication number
JPH0348232U
JPH0348232U JP1989108936U JP10893689U JPH0348232U JP H0348232 U JPH0348232 U JP H0348232U JP 1989108936 U JP1989108936 U JP 1989108936U JP 10893689 U JP10893689 U JP 10893689U JP H0348232 U JPH0348232 U JP H0348232U
Authority
JP
Japan
Prior art keywords
hybrid
board
wire
semiconductor chips
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1989108936U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1989108936U priority Critical patent/JPH0348232U/ja
Publication of JPH0348232U publication Critical patent/JPH0348232U/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/753—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between laterally-adjacent chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Wire Bonding (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第１図は本考案の混成ＩＣの一実施例の断面図
、第２図は本考案の混成ＩＣの他の実施例の断面
図、第３図は従来の混成ＩＣの断面図、第４図は
混成ＩＣの回路構成の例を示す回路図である。 符号の説明、１……ＬＥＤ、２……トランジス
タ、３……抵抗、４……ワイヤ、５……論理回路
、６……セラミツクス配線基板、７……ＬＥＤア
レイチツプ、８……ドライバＩＣチツプ、９……
抵抗、１０，１０ａ……基板上配線、１１……配
線ワイヤ、１２……抵抗ワイヤ、１２ａ，１２ｂ
……抵抗ワイヤ。 Fig. 1 is a sectional view of one embodiment of the hybrid IC of the present invention, Fig. 2 is a sectional view of another embodiment of the hybrid IC of the invention, Fig. 3 is a sectional view of a conventional hybrid IC, and Fig. 4 1 is a circuit diagram showing an example of a circuit configuration of a hybrid IC. Explanation of symbols, 1... LED, 2... Transistor, 3... Resistor, 4... Wire, 5... Logic circuit, 6... Ceramic wiring board, 7... LED array chip, 8... Driver IC chip, 9...
Resistor, 10, 10a... Wiring on board, 11... Wiring wire, 12... Resistance wire, 12a, 12b
...Resistance wire.

Claims (1)

【実用新案登録請求の範囲】 基板上で半導体チツプ間、あるいは半導体チツ
プと基板上配線の間をワイヤで接続した混成ＩＣ
において、 前記ワイヤが所定の抵抗値を有する抵抗線によ
つて構成されることを特徴とする混成ＩＣ。[Claims for Utility Model Registration] Hybrid ICs in which semiconductor chips are connected on a board, or between semiconductor chips and wiring on a board, using wires.
A hybrid IC, wherein the wire is a resistance wire having a predetermined resistance value.
JP1989108936U 1989-09-18 1989-09-18 Pending JPH0348232U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1989108936U JPH0348232U (en) 1989-09-18 1989-09-18

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1989108936U JPH0348232U (en) 1989-09-18 1989-09-18

Publications (1)

Publication Number Publication Date
JPH0348232U true JPH0348232U (en) 1991-05-08

Family

ID=31657545

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1989108936U Pending JPH0348232U (en) 1989-09-18 1989-09-18

Country Status (1)

Country Link
JP (1) JPH0348232U (en)

Similar Documents

Publication Publication Date Title
JPS6387064U (en)
JPH0348232U (en)
JPH0270447U (en)
JPH0284345U (en)
JPH0472651U (en)
JPH0247034U (en)
JPH0456340U (en)
JPH0472650U (en)
JPS6059541U (en) Lead frame for integrated circuits
JPS63111004U (en)
JPS61114855U (en)
JPH01133748U (en)
JPS61131870U (en)
JPH0353854U (en)
JPH01179435U (en)
JPH0341937U (en)
JPH03109352U (en)
JPH0320448U (en)
JPS6351451U (en)
JPH02125371U (en)
JPS60137437U (en) Semiconductor device with PROM
JPS5937751U (en) semiconductor equipment
JPS60179043U (en) semiconductor equipment
JPS63115233U (en)
JPH01120359U (en)