JPH0350253U - - Google Patents
Info
- Publication number
- JPH0350253U JPH0350253U JP10967989U JP10967989U JPH0350253U JP H0350253 U JPH0350253 U JP H0350253U JP 10967989 U JP10967989 U JP 10967989U JP 10967989 U JP10967989 U JP 10967989U JP H0350253 U JPH0350253 U JP H0350253U
- Authority
- JP
- Japan
- Prior art keywords
- memory
- trace
- data
- function
- tracing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000006870 function Effects 0.000 claims description 3
- 238000001514 detection method Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
Description
図は本考案の一実施例によるトレース機能をパ
リテイエラー検出までのプログラムトレース用と
して動作させた時のハードウエアブロツク図であ
る。
１……ＣＰＵ、２……メモリ制御部、３……メ
モリ、４……アドレスバス、５……データバス、
６……パリテイ検出信号、７……トレース制御部
、８……アドレストレース用メモリ、９……デー
タトレース用メモリ、１０……バス制御信号。
The figure is a hardware block diagram when the trace function according to an embodiment of the present invention is operated for program tracing up to parity error detection. 1...CPU, 2...Memory control unit, 3...Memory, 4...Address bus, 5...Data bus,
6... Parity detection signal, 7... Trace control unit, 8... Address trace memory, 9... Data trace memory, 10... Bus control signal.
Claims (1)
トレースしたアドレスやデータを格納するトレー
ス用メモリと、ＣＰＵがプログラムを実行する過
程で生じるメモリアクセスを監視してバス上に出
力されるアドレスやデータを前記トレース用メモ
リにコピーするとともに、そのトレース用メモリ
からトレース結果を順次読み出すための制御手段
を具備することを特徴とするＣＰＵのメモリアク
セストレース機能内蔵装置。 In a computer system, there is a trace memory that stores traced addresses and data as a trace function, and a trace memory that monitors memory accesses that occur during the process of a CPU executing a program and outputs addresses and data on a bus to the trace memory. 1. A device with a built-in memory access tracing function for a CPU, characterized in that it comprises a control means for copying and sequentially reading trace results from the tracing memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10967989U JPH0350253U (en) | 1989-09-21 | 1989-09-21 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10967989U JPH0350253U (en) | 1989-09-21 | 1989-09-21 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0350253U true JPH0350253U (en) | 1991-05-16 |
Family
ID=31658252
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10967989U Pending JPH0350253U (en) | 1989-09-21 | 1989-09-21 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0350253U (en) |
-
1989
- 1989-09-21 JP JP10967989U patent/JPH0350253U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0350253U (en) | ||
| JPH0412045U (en) | ||
| JPH0328598U (en) | ||
| JPS63143948U (en) | ||
| JPH0441393Y2 (en) | ||
| JPS6284845U (en) | ||
| JPH04242455A (en) | Inter-processor communication trace circuit | |
| JPS6363854U (en) | ||
| JPH0218150U (en) | ||
| JPH0382440U (en) | ||
| JPH0227464A (en) | Shared memory control system for multi-processor system | |
| JPH0284955U (en) | ||
| JPS6384650U (en) | ||
| JPH04117538A (en) | Memory control system | |
| JPS6044140U (en) | Debugging equipment for microprocessors, etc. | |
| JPH01135552U (en) | ||
| JPS63143947U (en) | ||
| JPH0448263B2 (en) | ||
| JPH0690689B2 (en) | Bus trace method | |
| JPH0238642U (en) | ||
| JPH0334146U (en) | ||
| JPS63168549U (en) | ||
| JPH03110543U (en) | ||
| JPS59138961U (en) | Trace memory control circuit | |
| JPS6368054U (en) |