JPH04131895A - ダーティ・ビットを用いてラスター表示用に高速ピクセル・データを供給するデジタル・カラー・ビデオ・システム - Google Patents

ダーティ・ビットを用いてラスター表示用に高速ピクセル・データを供給するデジタル・カラー・ビデオ・システム

Info

Publication number
JPH04131895A
JPH04131895A JP2413793A JP41379390A JPH04131895A JP H04131895 A JPH04131895 A JP H04131895A JP 2413793 A JP2413793 A JP 2413793A JP 41379390 A JP41379390 A JP 41379390A JP H04131895 A JPH04131895 A JP H04131895A
Authority
JP
Japan
Prior art keywords
pixel
data
image
color
buffer memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2413793A
Other languages
English (en)
Japanese (ja)
Inventor
Bruce E Imsand
ブルース・イー・イムサンド
Steve Pesto William Jr
ウイリアム・ステイーブ・ペスト・ジュニア
Clayton Teri Joseph
ジョセフ・クレイトン・テリー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intergraph Corp
Original Assignee
Intergraph Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intergraph Corp filed Critical Intergraph Corp
Publication of JPH04131895A publication Critical patent/JPH04131895A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Processing Of Color Television Signals (AREA)
  • Image Input (AREA)
  • Image Processing (AREA)
JP2413793A 1990-01-08 1990-12-25 ダーティ・ビットを用いてラスター表示用に高速ピクセル・データを供給するデジタル・カラー・ビデオ・システム Pending JPH04131895A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US45953790A 1990-01-08 1990-01-08
US459537 1990-01-08

Publications (1)

Publication Number Publication Date
JPH04131895A true JPH04131895A (ja) 1992-05-06

Family

ID=23825199

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2413793A Pending JPH04131895A (ja) 1990-01-08 1990-12-25 ダーティ・ビットを用いてラスター表示用に高速ピクセル・データを供給するデジタル・カラー・ビデオ・システム

Country Status (2)

Country Link
EP (1) EP0436959A3 (de)
JP (1) JPH04131895A (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5422657A (en) * 1993-09-13 1995-06-06 Industrial Technology Research Institute Graphics memory architecture for multimode display system
US8803898B2 (en) 2009-12-17 2014-08-12 Arm Limited Forming a windowing display in a frame buffer

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4857901A (en) * 1987-07-24 1989-08-15 Apollo Computer, Inc. Display controller utilizing attribute bits

Also Published As

Publication number Publication date
EP0436959A3 (en) 1992-03-04
EP0436959A2 (de) 1991-07-17

Similar Documents

Publication Publication Date Title
US4225861A (en) Method and means for texture display in raster scanned color graphic
US5515494A (en) Graphics control planes for windowing and other display operations
US7253820B2 (en) Method and system for dynamically allocating a frame buffer for efficient anti-aliasing
US6151034A (en) Graphics hardware acceleration method, computer program, and system
JP2912419B2 (ja) コンピュータグラフィック装置とともに使用するためのダイナミックな制御システム
US6911983B2 (en) Double-buffering of pixel data using copy-on-write semantics
JPH0532769B2 (de)
US4663619A (en) Memory access modes for a video display generator
JPH0587849B2 (de)
JPH0850659A (ja) フルモーション動画のｎｔｓｃ式表示装置および方法
US4818979A (en) LUT output for graphics display
US5440680A (en) Image display controller having a common memory for storage of image overlay data and window identification data
JPH06175646A (ja) グラフィックス・システム用フレーム・バッファおよびラスタ・プロセッサならびにピクセル変数のバッファリング方法
US5448264A (en) Method and apparatus for separate window clipping and display mode planes in a graphics frame buffer
US4748442A (en) Visual displaying
US20030231176A1 (en) Memory access device, semiconductor device, memory access method, computer program and recording medium
JPH0713788B2 (ja) 画像表示装置
US5585824A (en) Graphics memory apparatus and method
EP0436959A2 (de) Digitales Videofarbanzeigesystem unter Verwendung schmutziger Bits zur Erzeugung von Pixeldaten mit hoher Geschwindigkeit in Rasteranzeigegeräten
JPH0250720A (ja) カラー情報を表示る装置および方法
JPS638476B2 (de)
US20030214512A1 (en) Hardware method for sub-pixel anti-aliasing of text on an LCD display
JP2547347B2 (ja) 画像表示制御装置
JP3067458B2 (ja) ３次元グラフィックス描画装置
JP3292960B2 (ja) フレーム・バッファに記憶されている画素データをコンピュータ装置の出力表示装置に表示する画素データへ翻訳する回路