JPH0432479B2 - - Google Patents
Info
- Publication number
- JPH0432479B2 JPH0432479B2 JP62242187A JP24218787A JPH0432479B2 JP H0432479 B2 JPH0432479 B2 JP H0432479B2 JP 62242187 A JP62242187 A JP 62242187A JP 24218787 A JP24218787 A JP 24218787A JP H0432479 B2 JPH0432479 B2 JP H0432479B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- data
- access
- port
- write
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 119
- 238000010586 diagram Methods 0.000 description 4
- 238000010168 coupling process Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 1
Landscapes
- Static Random-Access Memory (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62242187A JPS6484360A (en) | 1987-09-25 | 1987-09-25 | Multi-port memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62242187A JPS6484360A (en) | 1987-09-25 | 1987-09-25 | Multi-port memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6484360A JPS6484360A (en) | 1989-03-29 |
| JPH0432479B2 true JPH0432479B2 (2) | 1992-05-29 |
Family
ID=17085599
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62242187A Granted JPS6484360A (en) | 1987-09-25 | 1987-09-25 | Multi-port memory |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6484360A (2) |
-
1987
- 1987-09-25 JP JP62242187A patent/JPS6484360A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6484360A (en) | 1989-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4796232A (en) | Dual port memory controller | |
| KR19990007287A (ko) | 반도체 집적회로, 컴퓨터 시스템, 데이터 처리장치 및 데이터 처리방법 | |
| US6948045B2 (en) | Providing a register file memory with local addressing in a SIMD parallel processor | |
| EP0280251A2 (en) | Shared memory controller arrangement | |
| US5115411A (en) | Dual port memory system | |
| US7096312B2 (en) | Data transfer device and method for multidimensional memory | |
| JPH01320564A (ja) | 並列処理装置 | |
| JPH0282330A (ja) | ムーブアウト・システム | |
| US4964037A (en) | Memory addressing arrangement | |
| JP4378015B2 (ja) | メモリ・チップ | |
| CN119105805A (zh) | 在计算快速链路通信中使用张量存储器存取的方法 | |
| US11500632B2 (en) | Processor device for executing SIMD instructions | |
| JPS59177782A (ja) | バツフアメモリ制御方式 | |
| EP0500383B1 (en) | Data processing system | |
| JP2501204B2 (ja) | 半導体メモリ | |
| JPH05151769A (ja) | マルチポートメモリ | |
| KR100697832B1 (ko) | 복수개의 포트를 가진 메모리 장치와 그 테스트 방법 | |
| JPS61256478A (ja) | 並列処理計算機 | |
| JPH0477934B2 (2) | ||
| JPS6125178B2 (2) | ||
| JPH0548559B2 (2) | ||
| JPS6340972A (ja) | メモリ制御方式 | |
| JPS60253083A (ja) | 記憶装置制御方式 | |
| JPH01266651A (ja) | 半導体メモリ装置 | |
| JPS63209090A (ja) | アクセスメモリ |